應用於微波訊號偵測的頻率對直流訊號轉換器

Microwave Frequency Sensing Using Frequency to Voltage Converter

管馳光(Chih-Kuang Kuan)

指導教授 ： 郭建男

國立交通大學/電機學院/電子工程系所/碩士(2012年)

https://doi.org/10.6842/NCTU.2012.00188

摘要

本篇論文主要在設計一個能感測微波訊號的頻率對直流電壓轉換器，應用在22GHz到29GH來達到高頻寬的目的。學生提出的架構是透過低通濾波器與緩衝器將訊號分別取出，經過功率感測器將訊號轉換成直流後再做開根號相除的數學運算，透過此簡單的數學運算，可得到一個線性的頻率對直流電壓轉換特性。
本論文分成兩部分，第一部分是設計一個-10dBm到0dBm輸入功率動態範圍的頻率對直流電壓轉換器，使用TSMC 0.18-μm CMOS製程。模擬結果顯示在22GHz到29GHz的輸入頻率變化量下，有著694mV的輸出電壓差。線性誤差與輸入功率產生的誤差皆小於6.3%，功率損耗為7.25mW。
第二部分為將所提出的架構在基板層次上做驗證，量測結果顯示在1.5GHz到3.5GHz的感測頻率下，有著325mV的輸出電壓差。且提供了30dBm的輸入功率動態範圍。

關鍵字

頻率對直流訊號轉換器

並列摘要

This thesis aims at the design of a frequency to voltage converter with 22GHz to 29GHz wide sensing frequency bandwidth for providing microwave frequency sensing. The propose structure is transformed two signals by low pass filter and buffer respectively, and two power detector convert signals into DC voltage and then do the math divided by the square root. Based on a very simple operating principle, the converter provides a linear transfer characteristic.
Two topics are realized in this thesis. The first topic is a frequency to voltage converter with -10dBm to 0dBm input power dynamic range in TSMC 0.18-贡m CMOS technology. The simulation results show 694mV maximum output variable voltage with 22GHz to 29GHz input frequency different. Linearity error and input power error are less then 6.3% under 7.25mW power consumption.
In the second topic, the proposed frequency to voltage converter is verified in board level. Measurement results show 325mV maximum output variable voltage with 1.5GHz to 3.5GHz input frequency different. Provided 30dBm input power dynamic range.

並列關鍵字

FVC ； Frequency sensing ； frequency detect

參考文獻

[1] Hsieh-Hung Hsieh, Yen-Chih Huang, Liang-Hung Lu and Guo-Wei Huang, “A BIST technique for RF voltage-controlled oscillators,” IEEE Asian Test Symposium, Oct. 2007, pp. 143-148.

[2] B. Razavi, “Challenges in the design of cognitive radios,” Proc. IEEE Custom Integrated Circuits Conference, Sept. 2009, pp. 391-398.

[3] Hyunwon Moon, Sangyoub Lee, Seung-Chan Heo, and Seung-Il Choi, “A 23 mW fully integrated GPS receiver with robust interferer rejection in 65nm CMOS,” IEEE International Solid-State Circuits Conference, pp. 68-69, Feb. 2010.

[4] Yasuaki Sumi, “Speedup of lock up time in the PLL frequency synthesizer using frequency detector,” IEEE International Symposium on Circuits and Systems, Jun. 1997, vol. 2, pp. 1365-1368.

[5] A. Djemouai, M. Sawan, and M. Amani, “A 200 MHz frequency-locked loop based on new frequency-to-voltage converters approach,” IEEE International Symposium on Circuits and Systems, Jul. 1999, vol. 2, pp. 89-92.