透過您的圖書館登入
IP:18.218.83.143
  • 學位論文

測試次臨界電壓的靜態隨機存取記憶體的開路

Testing open defects for subthreshold SRAM designs

指導教授 : 趙家佐

摘要


因應更低電壓系統的要求,有很大量的研究已經花在如何發展一個有效並且更經濟使用次臨界電壓的靜態隨機存取記憶體設計上。然而在測試方法上,考慮到最新發展使用次臨界電壓的靜態隨機存取記憶體設計還尚未完全被討論完。因此,我們首先對很多使用次臨界電壓的靜態隨機存取記憶體設計分成三大類設計,並且研究每一種分類上的設計的開路缺陷的錯誤行為模式。並且針對這些錯誤可能會或是不會被傳統靜態隨機存取記憶體的測試方法所測到錯誤。針對於較難測到的錯誤,我們會更進一步討論不同分類的次臨界電壓的靜態隨機存取記憶體設計所對應的測試方法。最後,討論溫度在測試上需要怎運作。

並列摘要


Due to the increasing demand of an extra-low-power system, a great amount of research effort has been spent in the past to develop an effective and economic subthreshold-SRAM design. However, the test methods regarding those newly developed subthreshold-SRAM designs have not yet been fully discussed. In this paper, we first categorize the subthreshold-SRAM designs into three types, study the faulty behavior of different open defects for each type of designs, and then identify the faults which may or may not be covered by a traditional SRAM test method. For those hard-to-detect faults, we will further discuss the corresponding test method according to different each type of subthreshold-SRAM designs. At last, a discussion about the temperature at test will also be provided.

並列關鍵字

subthresdhold voltage test method SRAM open defect

參考文獻


Symposium on Low Power Electronics and Design, 2004.
Efficient Parallel Architecture Using Near Threshold Operation,” pp. 175-188,
International Conference on Parallel Architecture and Compilation Techniques,
Mudge, ”Near-Threshold Computing: Reclaiming Moore’s Law Through Energy
[6] M. Yamaoka, N. Maeda, Y. Shinozaki, Y. Shimazaki, K. Nii, S. Shimada, K.

被引用紀錄


王友立(2013)。重症照護單位專責醫師制實施前後對醫療品質、營運策略及組織向心力之比較分析〔碩士論文,國立臺灣大學〕。華藝線上圖書館。https://doi.org/10.6342/NTU.2013.00004

延伸閱讀