透過您的圖書館登入
IP:3.131.13.37
  • 學位論文

使用空間相關性分析來探討共質心線段式佈局在運算放器的影響

Spatial Correlation Analysis of Common-Centroid Layout Placement for an OpAmp

指導教授 : 陳竹一
若您是本文的作者,可授權文章由華藝線上圖書館中協助推廣。

摘要


電晶體進入奈米尺寸帶來製程漂移、參數劇烈變動,導致良率更難以評估。在SPICE電路模擬分析時,往往將元件參數彼此間的變動視為獨立的;然而電路在晶圓廠製造過程中,元件彼此間的參數變動是有關聯性的。所以,加入相關性概念的電路模擬更能客觀與準確預測電路特性。因為在實際佈局上,常運用多線段電晶體的擺放來降低不匹配效應。故本論文導入相關性變動探討多線段電晶體對雙級放大器的影響。並觀察Common-Centroid佈局抑制參數變動的效果。最後提出一種方法來排除大量元件模擬上的限制。

關鍵字

空間相關性

並列摘要


While the critical dimension of transistors gets in advancement to nano-meter, it will bring the drift for larger parameter variability in manufacturing process, and is more difficult to evaluate the yield. In SPICE simulation, it treats the parameter for each same-type device as identical. Therefore we could not know the mismatch between devices. However, the parameter variation of each device should have certain correlation during manufacturing process. Taking the correlation into the simulation, it would be more objective and accurate for predicting the circuit performance. Segments of devices are widely used in physical implementation for reducing the mismatch. A two-stage OPA is used to analyze the effect of device correlation and it is observed that how the mismatch is suppressed in Common-Centroid layout.

並列關鍵字

Spatial Correlation

參考文獻


[1] S. Nassif, “Modeling and analysis of manufacturing variations,” IEEE Conference on Custom Integrated Circuits, pp. 223-228, 2001.
[2] T. Serrano-Gotarredona and B. Linares-Barrabco, “Systematic CMOS Transistor Mismatch Characterization,” in Proc. ISCAS, vol. 4, pp. 113-116, May 1996.
[3] T. Serrano-Gotarredona and B. Linares-Barrabco, “Cheap and Easy Systematic CMOS Transistor Mismatch Characterization,” in Proc. ISCAS, vol. 2, pp. 466-469, May 1998.
[4] T. Serrano-Gotarredona, and Bernabe Linares-Barrabco, “A Methodology for MOS Transistor Mismatch Parameter Extraction and Mismatch Simulation,” in Proc. ISCAS, Vol. 4, pp. 109-112, 28-31, May 2000.
[6] F. L. Yang, et al, “Electrical Characteristic Fluctuation in Sub-45nm CMOS Devices,” CICC Design insensitive to variations, 2006.

被引用紀錄


吳祚銘(2014)。應用C-Means 演算法實現運算放大器自動化佈局之研究〔碩士論文,朝陽科技大學〕。華藝線上圖書館。https://www.airitilibrary.com/Article/Detail?DocID=U0078-2611201410190508

延伸閱讀