考慮類比與數位訊號路徑分離之混合訊號電路自動佈局繞線方法

Hierarchical Deterministic Placement and Routing Considering the Separation of Analog and Digital Signal Paths for Eliminating Switching Noise of Mixed-signal ICs

張柏勛(Po-Hsun Chang)

指導教授 ： 林柏宏

國立中正大學/工學院/電機工程學系/碩士(2015年)

摘要

隨著半導體製程的演進，IC晶片的面積與供應電壓也跟著降低，而時脈頻率則提升，為了成功設計出先進的混訊電路晶片，雜訊的抑制變得越來越關鍵。為了消除數位訊號和類比訊號間偶合出來的切換雜訊(switching noise)，在產生佈局繞線時有必要完全地將數位和類比訊號區隔開。過去的研究並未完整地分隔開這兩種訊號線，本論文提出一個新穎地階層決定式混訊電路合成方法並為了消除切換雜訊考慮數位和類比訊號的區隔。實驗結果以一個三級三角積分調變器來呈現本論文提出的方法能產岀多組佈局繞線並同時將數位和類比訊號線做區隔，以達到更好的信號對雜訊與失真比和所有的效能平比。

關鍵字

鄰近 ； 對稱 ； 偶合 ； 切換雜訊 ； 繞線 ； 混合訊號電路佈局 ； 切割樹

並列摘要

With the shrinking process technology, decreasing chip size and supply voltage, and increasing clock frequency, noise reduction becomes more and more crucial to the success of modern mixed-signal system-on-chip design. To eliminate the switching noise due to crosstalk coupling between analog and digital signals, it is essential to fully separate the routing paths of analog and digital nets when generating mixed-signal layouts. Different from the previous works which may not fully separate analog and digital routing paths, this paper presents a novel hierarchical deterministic mixed-signal layout synthesis approach with the consideration of separating analog and digital signal paths for switching noise elimination. Experimental results based on a third-order sigma delta modulator show that the proposed approach can result in various layouts with separated analog and digital signal paths while achieving much better signal-to-noise and distortion ratio, and overall performance specifications.

並列關鍵字

proximity ； symmetry ； coupling ； switching noise ； routing ； Mixed-signal placement ； slicing tree

參考文獻

[1] J. M. de la Rosa, “Sigma-delta modulators: Tutorial overview, design guide, and state-of-the-art survey,” Circuits and Systems I: Regular Papers, IEEE Transactions on, vol. 58, no. 1, pp. 1–21, Jan. 2011.

[2] J.-H. Hong, M.-C. Liang, J.-Y. Wong, and S.-Y. Lee, “A low-power design methodology for sigma-delta modulators with relaxation of required circuit specifications,” in VLSI Design, Automation, and Test (VLSI-DAT), 2013 International Symposium on, April 2013, pp. 1–4.

[4] J. Yan and C. Chu, “Defer: Deferred decision making enabled fixed-outline floorplanning algorithm,” Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 29, no. 3, pp. 367–381, Mar. 2010.

[5] P. Groeneveld, “On global wire ordering for macro-cell routing,” in ACM/IEEE Design Automation Conference. IEEE, 1989, pp. 155–160.

[7] G. Trucco and V. Liberali, “Analog design issues for mixed-signal cmos integrated circuits,” in Advances in Analog Circuits, E. Tlelo-Cuautle, Ed. InTech, 2011, pp. 165–180.