超方體式記憶體修復技術中之快速重新映射架構

A Precomputation-based Remapping Architecture for Hypercube-based Multidimensional Memory

林柏勳(Bo-Shun Lin)

指導教授 ： 黃宗柱

國立彰化師範大學/工學院/電子工程學系/碩士(2016年)

摘要

隨著奈米製程與系統晶片的發展，高密度記憶體的良率往往不到一半，因此修復成為必需。本團隊提出之超方體式修復法具有近100%的修復率，但存取時間受限。本文提出整合三值內容可定址記憶體及位址位元集中器的重新映射結構，得以使其存取時間大幅下降；結果使得數個備份列便能近100%修復記憶體，並在合理存取時間內操作，對智慧電子與物聯網來臨的時代，有莫大的貢獻。

因此本篇論文針對這些記憶體修復的文獻加以探討並提出了改良記憶體修復技術，以降低修復時的存取時間。在我們提出的超方體式記憶體修復技術中之快速重新映射架構中以使用預先計算的方式，降低位址滑動所需的時間，並以本團隊快速且低面積之內建自我繞線器作為位址集中器來代替先前所使用的平行排序器為例，來證明提出的記憶體修復時是可以有效降低存取時間。

關鍵字

記憶體修復 ； 映射架構 ； 超方體 ； 三值內容可定值記憶體 ； 冗餘分析

並列摘要

Hypercube-based architectures with clustered faults can be most efficiently repaired by a few spare subcubes including topological networks and multidimensional memory. Channel concentrators are can be efficiently employed as a hypercube remapping architecture. However the architecture in prior work suffers extra remapping time. In this paper we proposed a precomputation-based remapping architecture for reducing the access time in normal operations. As a key component a precomputation-based address concentrator is presented. The address concentrators are also precomputed in the remapping architecture. The two-level precomputation makes the time penalty reduced to only a searching and gating time. Proposed architecture and presented concentrator are compared with previous work in our experiments.

並列關鍵字

Hypercube-based ； precomputation-based ； BISR ； memory ； Repair

參考文獻

[1] Y. Zorian And S. Shoukourian, “Embedded-Memory Test And Repair: Infrastructure IP For Soc Yield,” IEEE Design & Test Of Computers, Vol. 20, No. 3, May-June 2003, Pp. 58-66.

[2] C.-T. Huang, C.-F. Wu, J.-F. Li, and C.-W. Wu, “Built-In Redun-dancy Analysis for Memory Yield Improvement”, IEEE Trans. on Reliability, vol. 52, no. 4, Dec. 2003, pp. 386–399.

[4] T. C. Huang; K. Y. Lu; Y. C. Huang, “HYPERA: High-Yield Performance-Efficient Redundancy Analysis “, Test Symposium (ATS), 2010 19th IEEE Asian.

[5] H. Y. Fu, S. A. Lu, T. C. Huang, “An Iterative Logic Array for Selecting TSVs in 3D ICs,” in Proc. VLSICAD, Aug. 06, 2014.

[6] P. Mazumder and Y. S. Jih, “A new built-in self-repair approach to VLSI memory yield enhancement by using neural-type circuits,” IEEE Trans. CAD IC Circuits Syst., vol. 12, no. 1, pp. 24–36, Jan. 1993.