隨著各種3C產品不斷的發展,新產品的生命期越來越短,Time to Market變的非常重要。因為新的技術需要通常需要更多電晶體數量,以及新產品有更多的新功能,使得產品設計的複雜度越來越高。因為time to market以及產品複雜度的問題,我們急需一種新式系統層級的晶片設計方法,來加快晶片的設計速度。 本論文提出了一個合成的方法,能從用SysML來描述我們系統需求後轉換到可執行的SystemC TLM code上。我們用洗衣機系統當做例子來敘述我們轉換的方法,並且延伸了use case和sequence diagram使得它們能夠描述操作的順序性以及平行的行為。我們會詳細說明如何使用block definition diagrams, internal block diagrams和extended sequence diagrams來轉換到SystemC TLM code。
As 3C’s products become more and more popular and product lifetime becomes much shorter, how to shorten time to market becomes very important issue. Design complexity of these products increases dramatically due to huge amount of transistors available in new process technology and new functionality required in new products. To deal with time to market issue and design complexity problem, a new system level design methodology is indispensable. This thesis proposes a synthesis methodology to translate system requirement modeled in SysML into an executable transaction level model (TLM) in SystemC[5]. A case study on washing machine design is used to illustrate our methodology. We extend use case and sequence diagrams new capabilities to model operation order and parallel behaviors, respectively. How to map block definition diagrams and internal block diagrams and extended sequence diagrams in SysML to modules, ports and processes in SystemC are described in detail.