|
[1] A. Bevilacqua and A. Niknejad, “An ultra-wideband CMOS LNA for 3.1 to 10.6 GHz wireless receivers,” in Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2004, pp. 382–533. [2] S. Zhou and M. Chang, “A CMOS passive mixer with low flicker noise for low-power direct-conversion receiver,” IEEE J. Solid-State Circuits, vol. 40, no. 5, pp. 1084–1093, May 2005. [3] C. Heng, M. Gupta, S. Lee, D. Kang, and B. Song, “A CMOS TV tuner/demodulator IC with digital image rejection,” IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2525–2535, Dec. 2005. [4] V. Fillatre, J. Tourret, S. Amiot, M. Bernard, M. Bouhamame, C. Caron, O. Crand, A. Daubenfeld, G. Denise, T. Kervaon, et al., “A SiP tuner with integrated LC tracking filter for both cable and terrestrial TV reception,” in Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2007, pp. 208–209. [5] S. Tadjpour, E. Cijvat, E. Hegazi, and A. Abidi, “A 900-MHz dual-conversion low-IF GSM receiver in 0.35-m CMOS,” IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1992– 2002, Dec. 2001. [6] R. Magoon, A. Molnar, J. Zachan, G. Hatcher, and W. Rhee, “A single-chip quad-band (850/900/1800/1900 MHz) direct conversion GSM/GPRS RF transceiver with integrated VCOs and fractional-N synthesizer,” IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1710–1720, Dec. 2002. [7] Adiseno, M. Ismail, and H. Olsson, “A wide-band RF front-end for multiband multistandard high-linearity low-IF wireless receivers,” IEEE J. Solid-State Circuits, vol. 37, no. 9, pp. 1162–1168, Sept. 2002. [8] B. Bakkaloglu, P. Fontaine, A. Mohieldin, S. Peng, S. Fang, and F. Dulger, “A 1.5-V multi-mode quad-band RF receiver for GSM/EDGE/CDMA2K in 90-nm digital CMOS process,” IEEE J. Solid-State Circuits, vol. 41, no. 5, pp. 1149–1159, May 2006. [9] L. Perraud, M. Recouly, C. Pinatel, N. Sornin, J.-L. Bonnot, F. Benoist, M. Massei, and O. Gibrat, “A direct-conversion CMOS transceiver for the 802.11a/b/g WLAN standard utilizing a Cartesian feedback transmitter,” IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2226–2238, Dec. 2004. [10] V. Giannini, P. Nuzzo, C. Soens, K. Vengattaramane, J. Ryckaert, M. Goffioul, B. Debaillie, J. Borremans, J. Van Driessche, J. Craninckx, et al., “A 2-mm 2 0.1–5 GHz softwaredefined radio receiver in 45-nm digital CMOS,” IEEE J. Solid-State Circuits, vol. 44, no. 12, pp. 3486–3498, Dec. 2009. [11] R. Staszewski, K. Muhammad, D. Leipold, C. Hung, Y. Ho, J. Wallberg, C. Fernando, K. Maggio, R. Staszewski, T. Jung, et al., “All-digital TX frequency synthesizer and discrete-time receiver for bluetooth radio in 130-nm CMOS,” IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2278–2291, Dec. 2004. [12] T. Soorapanth and T. Lee, “RF linearity of short-channel MOSFETs,” in Pro. First Int. Workshop on Design of Mixed-Mode Integrated Circuits and Applications, 1997, pp. 81– 84. [13] H. Darabi and A. Abidi, “Noise in RF-CMOS mixers: A simple physical model,” IEEE J. Solid-State Circuits, vol. 35, no. 1, pp. 15–25, Jan. 2000. [14] H. Darabi, “A blocker filtering technique for SAW-less wireless receivers,” IEEE J. Solid- State Circuits, vol. 42, no. 12, pp. 2766–2773, Dec. 2007. [15] D. Kaczman, M. Shah, M. Alam, M. Rachedine, D. Cashen, L. Han, and A. Raghavan, “A single-chip 10-bandWCDMA/HSDPA 4-band GSM/EDGE SAW-less CMOS receiver with DigRF 3G interface and +90 dBm IIP2,” IEEE J. Solid-State Circuits, vol. 44, no. 3, pp. 718–739, Mar. 2009. [16] A. Mirzaie, A. Yazdi, Z. Zhou, E. Chang, P. Suri, and H. Darabi, “A 65nm CMOS quadband SAW-less receiver for GSM/GPRS/EDGE,” in IEEE Sympo. VLSI Circuits, June 2010, pp. 179–180. [17] F. Beffa, T. Y. Sin, A. Tanzil, D. Ivory, B. Tenbroek, J. Strange, and W. Ali-Ahmad, “A receiver for WCDMA/EDGE mobile phones with inductorless front-end in 65nm CMOS,” in Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2011, pp. 370–371. [18] Z. Ru, E. Klumperink, and B. Nauta, “A discrete-time mixing receiver architecture with wideband harmonic rejection,” in Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2008, pp. 322–323. [19] H.-K. Cha, K. Kwon, J. Choi, H.-T. Kim, and K. Lee, “A CMOS wideband RF frontend with mismatch calibrated harmonic rejection mixer for terrestrial digital TV tuner applications,” in IEEE Trans. Microwave Theory and Tech., Aug. 2010, pp. 2143–2151. [20] M. Gupta, S. Lerstaveesin, D. Kang, and B. Song, “A 48-to-860MHz CMOS directconversion TV tuner,” in Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2007, pp. 206–207. [21] Z. Ru, E. Klumperink, G. Wienk, and B. Nauta, “A software-defined radio receiver architecture robust to out-of-band interference,” in Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2009, pp. 230–231. [22] A. Maxim, R. Poorfard, M. Reid, J. Kao, C. Thompson, and R. Johnson, “A DDFS driven mixing-DAC with image and harmonic rejection capabilities,” in Proc. IEEE Int. Solid- State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2008, pp. 372–373. [23] C. Li and P. Huang, “A 60dB harmonic mixing reduction mixer for wideband applications,” in IEEE Int. Symp. Microwave Theory and Tech., June 2008, pp. 559–562. [24] H. Khatri, P. Gudem, and L. Larson, “Distortion in current commutating passive CMOS downconversion mixers,” IEEE Trans. Microwave Theory and Tech., vol. 57, no. 11, pp. 2671–2681, Nov. 2009. [25] N. Kim, V. Aparin, and L. Larson, “A resistively degenerated wideband passive mixer with low noise figure and high IIP2,” IEEE Trans. Microwave Theory and Tech., vol. 58, no. 4, pp. 820–830, Apr. 2010. [26] A. Mirzaei, H. Darabi, J. Leete, X. Chen, K. Juan, and A. Yazdi, “Analysis and optimization of current-driven passive mixers in narrowband direct-conversion receivers,” IEEE J. Solid-State Circuits, vol. 44, no. 10, pp. 2678–2688, Oct. 2009. [27] B. Cook, A. Berny, A. Molnar, S. Lanzisera, and K. Pister, “Low-power 2.4-GHz transceiver with passive RX front-end and 400-mV supply,” IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2757–2766, Dec. 2006. [28] J. Deguchi, D. Miyashita, and M. Hamada, “A 0.6 V 380W- 14dBm LO-input 2.4 GHz double-balanced current-reusing single-gate CMOS mixer with cyclic passive combiner,” in Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2009, pp. 224–225. [29] H. Hsieh and L. Lu, “Design of ultra-low-voltage RF frontends with complementary current-reused architectures,” IEEE Trans. Microwave Theory and Tech., vol. 55, no. 7, pp. 1445–1458, July 2007. [30] H. Lee and S. Mohammadi, “A 500W 2.4 GHz CMOS subthreshold mixer for ultra low power applications,” in IEEE Int. Symp. Radio Frequency Integrated Circuits (RFIC), June 2007, pp. 325–328. [31] C. Hermann, M. Tiebout, and H. Klar, “A 0.6-V 1.6-mW transformer-based 2.5-GHz downconversion mixer with+ 5.4-dB gain and-2.8-dBm IIP3 in 0.13-m CMOS,” IEEE Trans. Microwave Theory and Tech., vol. 53, no. 2, pp. 488–495, Feb. 2005. [32] S. Wang, A. Niknejad, and R. Brodersen, “Design of a sub-mW 960-MHz UWB CMOS LNA,” IEEE J. Solid-State Circuits, vol. 41, no. 11, pp. 2449–2456, Nov. 2006. [33] J. Borremans, P.Wambacq, and D. Linten, “An ESD-protected DC-to-6GHz 9.7mWLNA in 90nm digital CMOS,” in Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2007, pp. 422–423. [34] F. Bruccoleri, E. Klumperink, and B. Nauta, “Wide-band CMOS low-noise amplifier exploiting thermal noise canceling,” IEEE J. Solid-State Circuits, vol. 39, no. 2, pp. 275–282, Feb. 2004. [35] C. Li, S. Chou, and P. Huang, “A noise-suppressed amplifier with a signal-nulled feedback for wideband applications,” in Proc. IEEE Asian Solid-State Circuits Conf. (ASSCC), Nov. 2008, pp. 453–456. [36] Y.-H. Yu, Y.-S. Yang, and Y.-J. Chen, “A compact wideband CMOS low noise amplifier with gain flatness enhancement,” IEEE J. Solid-State Circuits, vol. 45, no. 3, pp. 502–509, Mar. 2010. [37] A. Amer, E. Hegazi, and H. Ragai, “A low-power wideband CMOS LNA for WiMAX,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 54, no. 1, pp. 4–8, 2007. [38] V. Giannini, J. Craninckx, S. D’Amico, and A. Baschirotto, “Flexible baseband analog circuits for software-defined radio front-ends,” IEEE J. Solid-State Circuits, vol. 42, no. 7, pp. 1501–1512, 2007. [39] S. Tsou, C. Li, and P. Huang, “A low-power CMOS linear-in-decibel variable gain amplifier with programmable bandwidth and stable group delay,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 12, pp. 1436–1440, 2006. [40] T. Kim, B. Kim, and K. Lee, “Highly linear receiver front-end adopting MOSFET transconductance linearization by multiple gated transistors,” IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 223–229, Jan. 2004. [41] C. Wu, C. Lee, W. Chen, and S. Liu, “CMOS wideband amplifiers using multiple inductive-series peaking technique,” IEEE J. Solid-State Circuits, vol. 40, no. 2, pp. 548– 552, Feb. 2005. [42] C. Li and P. Huang, “A 4.8-mw 4-ghz cmos class-b-like down-converter for harmonic mixing rejection,” IEEE Trans. Microwave Theory and Tech., vol. 59, no. 10, pp. 2504– 2512, Oct. 2011. [43] D. Manstretta, M. Brandolini, and F. Svelto, “Second-order intermodulation mechanisms in CMOS downconverters,” IEEE J. Solid-State Circuits, vol. 38, no. 3, pp. 394–406, Mar. 2003. [44] E. Klumperink, S. Louwsma, G.Wienk, and B. Nauta, “A CMOS switched transconductor mixer,” IEEE J. Solid-State Circuits, vol. 39, no. 8, pp. 1231–1240, Aug. 2004. [45] V. Vidojkovic, J. Van Der Tang, A. Leeuwenburgh, and A. Van Roermund, “A low-voltage folded-switching mixer in 0.18-m CMOS,” IEEE J. Solid-State Circuits, vol. 40, no. 6, pp. 1259–1264, June 2005. [46] H. Darabi and J. Chiu, “A noise cancellation technique in active RF-CMOS mixers,” IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2628–2632, Dec. 2005. [47] J. Park, C. Lee, B. Kim, and J. Laskar, “Design and analysis of low flicker-noise CMOS mixers for direct-conversion receivers,” IEEE Trans. Microwave Theory and Tech., vol. 54, no. 12, pp. 4372–4380, Dec. 2006. [48] K. Choi, D. Shin, and C. Yue, “A 1.2-V, 5.8-mW, ultra-wideband folded mixer in 0.13-m CMOS,” in IEEE Int. Symp. Radio Frequency Integrated Circuits (RFIC), Jan. 2007, pp. 489–492. [49] R. Bagheri, A. Mirzaei, S. Chehrazi, M. Heidari, M. Lee, M. Mikhemar, W. Tang, and A. Abidi, “An 800-MHz–6-GHz software-defined wireless receiver in 90-nm CMOS,” IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2860–2876, Dec. 2006. [50] H. Cha, K. Kwon, J. Choi, H. Kim, and K. Lee, “A CMOS wideband RF front-end with mismatch calibrated harmonic rejection mixer for terrestrial digital TV tuner applications,” IEEE Trans. Microwave Theory and Tech., vol. 58, no. 8, pp. 2143–2151, Aug. 2010. [51] J. Tourret, S. Amiot, M. Bernard, M. Bouhamame, C. Caron, O. Crand, G. Denise, V. Fillatre, T. Kervaon, M. Kristen, et al., “Sip tuner with integrated lc tracking filter for both cable and terrestrial tv reception,” IEEE J. Solid-State Circuits, vol. 42, no. 12, pp. 2809– 2821, Dec. 2007. [52] I. Vassiliou, K. Vavelidis, N. Haralabidis, A. Kyranas, Y. Kokolakis, S. Bouras, G. Kamoulakos, C. Kapnistis, S. Kavadias, N. Kanakaris, et al., “A 65 nm cmos multistandard, multiband tv tuner for mobile and multimedia applications,” IEEE J. Solid-State Circuits, vol. 43, no. 7, pp. 1522–1533, July 2008.
|