|
[1] W. Min-Ta, L. Hang-Ting, H. Kuang-Yeu et al., “Study of the Band-to-Band Tunneling Hot-Electron (BBHE) Programming Characteristics of p-Channel Bandgap-Engineered SONOS (BE-SONOS),” Electron Devices, IEEE Transactions on, vol. 54, no. 4, pp. 699-706, 2007.
[2] J. Sanghun, H. Jeong Hee, L. Junghoon et al., “Impact of metal work function on memory properties of charge-trap flash memory devices using fowler-nordheim P/E mode,” Electron Device Letters, IEEE, vol. 27, no. 6, pp. 486-488, 2006.
[3] S. Choi, M. Cho, H. Hwang et al., “Improved metal-oxide-nitride-oxide-silicon-type flash device with high-k dielectrics for blocking layer,” Journal of Applied Physics, vol. 94, no. 8, pp. 5408-5410, Oct, 2003.
[4] Jiankang Bu, et al., “Retention reliability enhanced SONOS NVSM with scaled programming voltage”, IEEE Aerospace Conference paper, Vol.5, P5-2383 5-2390,2001
[5] Marvin H. White, et al., “A low voltage SONOS nonvolatile semiconductor memory technology”, IEEE Transactions on Components, Packaging, and Manufacturing Technology, Vol.20, No.2, JUNE 1997.
[6] W. J. Tsai, et al., “Data retention behavior of a SONOS type two-bit storage flash memory cell”, IEEE International Electron Devices Meeting, 2001
[7] Verma, et al., ”Reliability Performance of ETOX Based Flash Memory”, International Reliability Physics Symp, P.158, 1998.
[8] Haddad, et al., ”Degradation Due to Hole Trapping in Flash Memory Cells”, IEEE Electron Dev. Lett., Vol.10, No3, P.117, Mar. 1989.
[9] Adam Brand, et al., ”Novel Read Distub Failure Mechanism Induced by Flash Cycling”, International Reliability Physics Symp., P.127, 1993.
[10] J. Sanghun, H. Jeong Hee, L. Junghoon et al., "High work-function metal gate and high-k dielectrics for charge trap flash memory device applications." pp. 325-328.
[11] M. H. White, D. A. Adams, and J. K. Bu, “On the go with SONOS,” Ieee Circuits & Devices, vol. 16, no. 4, pp. 22-31, Jul, 2000.
[12] C. Ren, D. S. H. Chan, W. Y. Loh et al., “Work-function tuning of TaN by high-temperature metal intermixing technique for gate-first CMOS process,” Ieee Electron Device Letters, vol. 27, no. 10, pp. 811-813, Oct, 2006.
[13] S. I. Shim, F. C. Yeh, X. W. Wang et al., “SONOS-type flash memory cell with metal/Al2O3/SiN/Si3N4/Si structure for low-voltage high-speed program/erase operation,” Ieee Electron Device Letters, vol. 29, no. 5, pp. 512-514, May, 2008.
[14] W. Szu-Yu, L. Hang-Ting, D. Pei-Ying et al., “Reliability and Processing Effects of Bandgap-Engineered SONOS (BE-SONOS) Flash Memory and Study of the Gate-Stack Scaling Capability,” Device and Materials Reliability, IEEE Transactions on, vol. 8, no. 2, pp. 416-425, 2008.
[15] J. Westlinder, T. Schram, L. Pantisano et al., “On the thermal stability of atomic layer deposited TiN as gate electrode in MOS devices,” Ieee Electron Device Letters, vol. 24, no. 9, pp. 550-552, Sep, 2003.
[16] X. G. Wang, J. Liu, W. P. Bai et al., “A novel MONOS-type nonvolatile memory using high-k dielectrics for improved data retention and programming speed,” Ieee Transactions on Electron Devices, vol. 51, no. 4, pp. 597-602, Apr, 2004.
[17] X. Wang, and D. L. Kwong, “A novel high-kappa SONOS memory using TaN/Al2O3/Ta2O5/HfO2/Si structure for fast speed and long retention,” Ieee Transactions on Electron Devices, vol. 53, no. 1, pp. 78-82, Jan, 2006.
[18] S. J. Ding, M. Zhang, W. Chen et al., “Memory effect of metal-insulator-silicon capacitor with HfO2-Al2O3 multilayer and hafnium nitride gate,” Journal of Electronic Materials, vol. 36, no. 3, pp. 253-257, Mar, 2007.
[19] Y. J. Zhao, X. N. Wang, H. L. Shang et al., “A low voltage SANOS nonvolatile semiconductor memory (NVSM) device,” Solid-State Electronics, vol. 50, no. 9-10, pp. 1667-1669, Sep-Oct, 2006.
[20] M. H. Cho, D. W. Moon, S. A. Park et al., “Interfacial characteristics of N-incorporated HfAlO high-k thin films,” Applied Physics Letters, vol. 84, no. 25, pp. 5243-5245, Jun, 2004.
[21] P. C. Jiang, Y. S. Lai, and J. S. Chen, “Influence of nitrogen content in WNx on its thermal stability and electrical property as a gate electrode,” Journal of the Electrochemical Society, vol. 153, no. 6, pp. G572-G577, 2006.
[22] S. Choi, M. Cho, H. Hwang et al., “Improved metal-oxide-nitride-oxide-silicon-type flash device with high-k dielectrics for blocking layer,” Journal of Applied Physics, vol. 94, no. 8, pp. 5408-5410, Oct, 2003.
[23] P. H. Tsai, K. S. Chang-Liao, H. Y. Kao et al., "Improved electrical characteristics of high-k gated MOS devices by nitrogen incorporation with plasma immersion ion implantation (PIII)." pp. 2192-2195.
[24] T. M. Pan, and W. W. Yeh, “High-performance high-k Y2O3SONOS-Type flash memory,” Ieee Transactions on Electron Devices, vol. 55, no. 9, pp. 2354-2360, Sep, 2008.
[25] T. Erlbacher, A. J. Bauer, and H. Ryssel, "Hafnium silicate as control oxide in non-volatile memories." pp. 2239-2242.
[26] Y. N. Tan, W. K. Chim, W. K. Choi et al., “Hafnium aluminum oxide as charge storage and blocking-oxide layers in SONOS-type nonvolatile memory for high-speed operation,” Ieee Transactions on Electron Devices, vol. 53, no. 4, pp. 654-662, Apr, 2006.
[27] Y. Q. Wang, W. S. Hwang, G. Zhang et al., “Electrical characteristics of memory devices with a high-k HfO2 trapping layer and dual SiO2/Si3N4 tunneling layer,” Ieee Transactions on Electron Devices, vol. 54, no. 10, pp. 2699-2705, Oct, 2007.
[28] W. J. Zhu, T. Tamagawa, M. Gibson et al., “Effect of Al inclusion in HfO2 on the physical and electrical properties of the dielectrics,” Ieee Electron Device Letters, vol. 23, no. 11, pp. 649-651, Nov, 2002.
[29] P. C. Jiang, Y. S. Lai, and J. S. Chen, “Dependence of crystal structure and work function of WNx films on the nitrogen content,” Applied Physics Letters, vol. 89, no. 12, pp. 3, Sep, 2006.
[30] C. H. Fu, P. Y. Chien, K. S. Chang-Liao et al., "Characteristics and thermal stability of MOS devices with MoN/TiN and TiN/MoN metal gate stacks." pp. 1512-1517.
[31] N. W. Cheung, “Plasma immersion ion implantation for semiconductor processing,” Materials Chemistry and Physics, vol. 46, no. 2-3, pp. 132-139, Nov-Dec, 1996.
[32] P. K. Chu, B. Y. Tang, Y. C. Cheng et al., “Principles and characteristics of a new generation plasma immersion ion implanter,” Review of Scientific Instruments, vol. 68, no. 4, pp. 1866-1874, Apr, 1997.
[33] M. Kumar, Rajkumar, D. Kumar et al., "Semiconductor applications of plasma immersion ion implantation technology." pp. 549-551.
|