|
[1] A. Agnes, E. Bonizzoni, P. Malcovati, and F. Maloberti, “A 9.4-ENOB 1V 3.8μW 100kS/s SAR ADC with time-domain comparator,” IEEE ISSCC Dig. Tech. Pap., pp. 246–247, Feb. 2008. [2] Binhee Kim, Long Yan, Jerald Yoo, Namjun Cho, and Hoi-Jun Yoo, “An energy-efficient dual sampling SAR ADC with reduced capacitive DAC,” Circuits and Systems, 2009. ISCAS 2009. IEEE International Symposium on , pp.972-975, 24-27 May 2009 [3] J. Sauerbrey, D. Schmitt-Landsiedel, and R. Thewes, “A 0.5-V 1-μW successive approximation ADC," Solid-State Circuits, IEEE Journal of , vol.38, no.7, pp. 1261-1265, July 2003 [4] S. Gambini and J. Rabaey, “Low-Power Successive Approximation Converter With 0.5 V Supply in 90 nm CMOS,” Solid-State Circuits, IEEE Journal of , vol.42, no.11, pp.2348-2356, Nov. 2007 [5] David Johns and Ken Martin, Analog Integrated Circuit Design. John Wiley & Sons, New York, 1997. [6] Weize Xu, Eby G. Friedman, “Clock feedthrough in CMOS analog transmission gate switches,” ASIC/SOC Conference, 2002. 15th Annual IEEE International , pp. 181-185, 25-28 Sept. 2002 [7] M. J. M. Pelgrom, A. C. J. Duinmaijer, A. P. G. Welbers, “Matching properties of MOS transistors,” Solid-State Circuits, IEEE Journal of , vol.24, no.5, pp. 1433-1439, Oct 1989 [8] R. A. Hastings, The Art of Analog Layout. Prentice Hall, 2th ed., July 4, 2005. [9] Yanfei Chen et al., “Split capacitor DAC mismatch calibration in successive approximation ADC,” Custom Integrated Circuits Conference, 2009. CICC '09. IEEE , pp.279-282, 13-16 Sept. 2009 [10] J. L. McCreary et al., “All-MOS charge redistribution analog-to-digital conversion techniques-Part I,” Solid-State Circuits, IEEE Journal of, Vol. SC-10, No. 6, pp. 371-379, Dec. 1975. [11] Scott, M.D.; Boser, B.E.; Pister, K.S.J., "An ultralow-energy ADC for Smart Dust," Solid-State Circuits, IEEE Journal of , vol.38, no.7, pp. 1123-1129, July 2003 [12] Ricardo E. Suarez, Paul R. Gray, and David A. Hodges, “All-MOS Charge Redistribution Analog-to-Digital Conversion Techniques-Part II”, Solid-State Circuits, IEEE Journal of, Vol. SC-10, No. 6, pp. 371-379, Dec. 1975. [13] N. Verma, A.P. Chandrakasan, “An Ultra Low Energy 12-bit Rate-Resolution Scalable SAR ADC for Wireless Sensor Nodes,” Solid-State Circuits, IEEE Journal of , vol.42, no.6, pp.1196-1205, June 2007 [14] T. B. Cho and P. R. Gray, “A 10b, 20 Msample/s, 35mW pipeline A/D converter,” IEEE J. Solid-State Circuits, vol. 30, no. 3, March 1995. [15] A. M. Abo, P. R. Gray, “A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter,” Solid-State Circuits, IEEE Journal of , vol.34, no.5, pp.599-606, May 1999 [16] B. J. McCarroll, C. G. Sodini, H. S. Lee, “A high-speed CMOS comparator for use in an ADC,” Solid-State Circuits, IEEE Journal of , vol.23, no.1, pp.159-165, Feb 1988 [17] B. Razavi, Principles of Data Conversion System Design. New York: IEEE Press, 1995. [18] P. M. Figueiredo, J. C. Vital, “Kickback noise reduction techniques for CMOS latched comparators,” Circuits and Systems II: Express Briefs, IEEE Transactions on , vol.53, no.7, pp. 541-545, July 2006 [19] Hao-Chiao Hong, Guo-Ming Lee, “A 65-fJ/Conversion-Step 0.9-V 200-kS/s Rail-to-Rail 8-bit Successive Approximation ADC,” Solid-State Circuits, IEEE Journal of , vol.42, no.10, pp.2161-2168, Oct. 2007 [20] Y. S. Yee, L. M. Terman, L. G. Heller, “A two-stage weighted capacitor network for D/A-A/D conversion,” Solid-State Circuits, IEEE Journal of , vol.14, no.4, pp. 778-781, Aug 1979 [21] E. Alpman, H. Lakdawala, L. R. Carley, K. Soumyanath, “A 1.1V 50mW 2.5GS/s 7b Time-Interleaved C-2C SAR ADC in 45nm LP digital CMOS,” Solid-State Circuits Conference - Digest of Technical Papers, 2009. ISSCC 2009. IEEE International, pp.76-77,77a, 8-12 Feb. 2009 [22] A. Rossi, G. Fucili, “Nonredundant successive approximation register for A/D converters,” Electronics Letters , vol.32, no.12, pp.1055-1057, 6 Jun 1996 [23] A. Agnes, E. Bonizzoni, P. Malcovati, F. Maloberti, “A 9.4-ENOB 1V 3.8μW 100kS/s SAR ADC with Time-Domain Comparator,” Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International, pp.246-610, 3-7 Feb. 2008 [24] M. van Elzakker, E. van Tuijl, P. Geraedts, D. Schinkel, E. Klumperink, B. Nauta, “A 1.9μW 4.4fJ/Conversion-step 10b 1MS/s Charge-Redistribution ADC,” Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International, pp.244-610, 3-7 Feb. 2008
|