基於現場可程式邏輯閘陣列之高解析度與高面積效率延遲線之實現

Implementation of High-Resolution and Area-Efficient FPGA Programmable Delay Lines

李家安(Chia-An Lee)

指導教授 ： 黃俊郎

國立臺灣大學/電機資訊學院/電子工程學研究所/碩士(2015年)

https://doi.org/10.6342/NTU.2015.00602

摘要

本論文提出一種能夠實作在現場可程式邏輯閘陣列 (FPGA) 之高面積效率與高解析度可編輯延遲電路結構，並且提出高面積效率的延遲元件，可使用這些延遲元件去組合成欲達成規格的可編輯延遲電路。相較於先前之研究，我們所提出的方法在面積效率上高五到二十五倍。然而，如果要量測全部的延遲值需要花太多時間，因此，為了節省量測時間，我們只量測部分的延遲值，用這些部分的延遲值去推測出全部的延遲值，並從當中選取我們想要的延遲值。我們使用實驗室虛擬儀器工程平台 (LabVIEW)開發程式去自動化量測延遲值，並且可以同時控制PXI FPGA Carrier與示波器。我們所開發出的可編輯延遲電路的結果，其解析度為50 ps、動態範圍為11.1 ns，功率消耗為1毫瓦特。

關鍵字

可編輯延遲電路 ； 現場可程式邏輯閘陣列 ； 高面積效率 ； 高解析度

並列摘要

In this work, the high area-efficient and high-resolution programmable delay line that can be implemented on FPGA is proposed. We also proposed high area-efficient delay cells based on FPGA architecture. Using the different characteristics of these delay cells to construct the desired programmable delay line. Compared to previous works, our method is 5 to 25 times more efficient in resource usage. However, it costs too much time to measure all delay values. To save time, we only measure partial delay values and use the proposed generation program to predict all delay values. Then, using the proposed selection program to select the desired delay values. To automatically measure delay values, we develop the LabVIEW program which can control the PXI FPGA Carrier and the oscilloscope at the same time. The measurement results show that the proposed programmable delay line achieves 50 ps resolution with 11.1 ns dynamic range. The power consumption is 1 mW.

並列關鍵字

programmable delay line ； FPGA ； area-efficient ； high resolution

參考文獻

[8] C.-Y. Wang, Y.-Y. Chen, J.-L. Huang, X.-L. Huang, “FPGA-Based Subset Sum Delay Lines,” in Asian Test Symposium, 2014, pp. 287-291.

[1] Spartan-6 FPGA Configurable Logic Block, Xilinx, 2010.

[2] Y.-Y. Chen, J.-L. Huang, T. Kuo, “Implementation of programmable delay lines on off-the-shelf FPGAs,” in AUTOTESTCON, 2013, pp. 1-4.

[5] H. Menninga, C. Favi, E. Charbon, “A multi-channel, 10ps resolution, FPGA-based TDC with 300MS/s throughput for open-source PET applications,” in Nuclear Science Symposium and Medical Imaging Conference, 2011, pp. 1515-1522.

[6] K. Daehoon, C. Yong, L. Sangwon, “An improved method of FPGA-based TDC for time-of-flight PET,” in Nuclear Science Symposium and Medical Imaging Conference, 2013, pp. 1-3.