H.264視訊編碼之PSNR品質提升與可適性並行排程之設計

PSNR Enhancement with adaptive pipelined scheduling for H.264 encoder

何信瑩(HsingYing Ho)

指導教授 ： 施吉昇

國立臺灣大學/電機資訊學院/資訊工程學研究所/碩士(2009年)

https://doi.org/10.6342/NTU.2009.00655

摘要

無資料

關鍵字

H.264 ； PSNR ； 動態補償 ； 管線 ； 平行處理 ； 異質多核心系統

並列摘要

H.264 is one of the latest block-oriented motion estimation based video coding standards. It provides much better image quality and compression ratio with the large increment of computational complexity compared to previous coding standards. How to take the balance between coding quality and efficiency becomes an important issue. In this thesis, we target on the characteristic of parallelism of H.264 encoder for achieving higher throughput with the architecture of heterogeneous multi-core SoCs and design a PSNR-based algorithm which takes care of the image coding quality. Since the high complexity of motion estimation, it adopts function partition parallelism and separates the encoder from motion estimation module and other function modules. The PSNR-based algorithm controls the parameters which affect the image coding quality with the pipelined scheduling for H.264 encoder. With these mechanisms, we enhance the coding throughput by pipelined design with the architecture of heterogeneous multi-core system and keeps the coding quality with the PSNR-based algorithm. When compared to other fast algorithms for H.264 encoder, the result shows that the PSNR-based algorithm with pipelined scheduling achieves about 1.6 times of speed up in coding throughput and keeps the coding quality.

並列關鍵字

H.264 ； PSNR ； Motion estimation ； pipelining ； parallel execution ； heterogeneous multi-core system

參考文獻

[30] Li Ke, Jia Kebin, Xie Jing, Wang Yan, “Design and Optimization of H.264 Video Encoder on DSP Platform,” in Innovative Computing, Information and Control, ICICIC apos, pp. 541 – 541, Sept. 2007.

[8] ATI Technologies Inc., “Introduction to H.264,” 2005.

[11] Yu-Wen Huang, Chen-Han Tsai, Liang-Gee Chen, “Parallel global elimination algorithm and architecture design for fast block matching motion estimation,” in ICASSP, vol. 5, pp. V – 153–6, May 2004.

[12] Z.B. Chen, P. Zhou, and Y. He, “Fast integer pel and fractional pel motion estimation for JVT,” in JVT-F017, 6th meeting: Awaji, Japan, 2002.

[13] Chang, A.,Wong, P.H.W., Yeung, Y.M., Au, O.C., “Fast integer motion estimation for H.264 video coding standard,” in Multimedia and Expo, 2004. ICME ’04. 2004