透過您的圖書館登入
IP:18.204.35.30
  • 學位論文

記憶體階層下之非揮發性記憶體使用

Exploring the Usage of Non-Volatile Memories with the Consideration of Memory Hierarchy

指導教授 : 郭大維
共同指導教授 : 張原豪
若您是本文的作者,可授權文章由華藝線上圖書館中協助推廣。

摘要


近年來隨著快閃記憶體(NAND Flash)和相變化記憶體(PCM)的發展,非揮發性記憶體成為了未來系統設計中不可或缺的角色,然而,既有的記憶體階層架構並無法善用非揮發記憶體的優勢,因而產生出諸多的問題(可靠度,效能等),因此本論文提出一個高效率和高可靠度的記憶體階層架構來解決因為非揮發性記憶體的系統問題。首先,在底層的儲存裝置的部分,本論文針對三維堆疊的快閃記憶體提出一個降低寫入擾動的管理機制,藉由冷熱資料以及高低快閃記憶體頁面(High and low flash page)的可靠度差異性,來降低資料保存在低可靠度的區域被干擾的機會,進而建構出高可靠度的儲存記憶體架構,此外,本論文針對相變化記憶體提出一個高效率的快取記憶體架構,藉由硬體輔助的方式,降低追蹤資料存取特性所需的負擔,並且利用一個輕巧的群組式資料結構,讓髒以及熱的資料盡可能的保留在快取中,以改善過多寫入帶給相變化記憶體的耐久度和效能的問題。本論文最後針對未來未來三維堆疊化的相變化記憶體所帶來的資料持久度問題提出一個高可靠度的管理機制,這個機制主要是在不同溫度和資料特性下,藉由合適的寫入方式來改善三維堆疊化的資料持久度的問題。最後,我們採用一連串的實驗來驗證所提方法之效能,並展示出所提之架構設計的可行性。

並列摘要


With the fast developing of NAND flash memory and phase change memory (PCM), non-volatile memories (NVM) have played the important role in the system design. However, the existing memory hierarchy does not consider the characteristics of NVM so as to introduce many challenges, such as reliability and performance issues. Thus, this dissertation proposes an efficient and reliable memory hierarchy to resolve the issues when the system adopting NVM. First, in the storage memory hierarchy, this dissertation proposes a program disturbance-aware management for 3D-based NAND flash memory. This management exploits the features of hot/cold data and the characteristics of high/low pages to construct a highly reliable storage architecture. In addition, in the main memory hierarchy, this dissertation proposes a lightweight software-controlled cache architecture to mitigate the performance gap between SRAM cache and NVM-based main memory. In this cache, this dissertation exploits the hardware-assistance to reduce the overhead to track the data hotness. Meanwhile, this dissertation designs a lightweight group-based data structure to keep the hot and dirty data on the cache. Thus, the performance and endurance issue of PCM could be significantly mitigated by adopting the proposed cache architecture. Finally, we proposes a reliable main memory hierarchy by designing a retention-aware management for future 3D-based PCM. This management exploits the temperature and program iterations to improve the retention issue of 3D-based PCM. Finally, these managements have evaluated by a series experiments and show the corresponding practicality of the proposed design.

參考文獻


[4] Yuan-Hao Chang, Jen-Wei Hsieh, and Tei-Wei Kuo. Endurance enhancement of .ash-memory storage systems: An ef.cient static wear leveling design. In Proceed-ings of the 44th Annual Design Automation Conference, DAC ’07, pages 212–217, New York, NY, USA, 2007. ACM.
[35] Moinuddin K. Qureshi, John Karidis, Michele Franceschini, Vijayalakshmi Srini-vasan, Luis Lastras, and Bulent Abali. Enhancing lifetime and security of pcm-based main memory with start-gap wear leveling. In Proceedings of the 42Nd An-nual IEEE/ACM International Symposium on Microarchitecture, MICRO 42, pages 14–23, 2009.
[36] Moinuddin K. Qureshi, Vijayalakshmi Srinivasan, and Jude A. Rivers. Scalable high performance main memory system using phase-change memory technology. In Proceedings of the 36th Annual International Symposium on Computer Architecture, ISCA ’09, pages 24–33, 2009.
[1] R. C. Bose and D. K. Ray-Chaudhuri. On a class of error-correcting binary group codes. In Inf. Cntl., pages 68–79, 1960.
[2] K. P. Chang, H. T. Lue, and et. al. Memory architecture of 3d vertical gate (3dvg) nand .ash using plural island-gate ssl decoding method and study of it’s program inhibit characteristics. In Memory Workshop (IMW), 2012 4th IEEE International, pages 1–4, May 2012.

延伸閱讀