Test clock domain optimization has been shown to be an effective technique to reduce the power supply IR drop during scan chain shifting. However, finding the flip-flop of peak IR drop remains a difficult job because we need to solve millions of linear equations. This thesis presents a new TCDO algorithm that directly changes flip-flops where peak IR drop occurs. A massive parallel algorithm using graphic processor unit (GPU) is adopted to speed up the IR-drop calculation during optimization. The experimental data on large benchmark circuits show that peak IR drop values are reduced by 49% on the average compared with circuits before optimization. Our proposed technique quickly optimizes a half million gate design within 2 hours.
為了持續優化網站功能與使用者體驗,本網站將Cookies分析技術用於網站營運、分析和個人化服務之目的。
若您繼續瀏覽本網站,即表示您同意本網站使用Cookies。