利用共平面電磁能隙結構達成電源層雜訊抑制之特性分析與設計

Analysis and Design of Coplanar-EBG Structures to Suppress Ground Bounce Noise in High-Speed Circuits

鍾怡燕(Yi-Yen Chung)

指導教授 ： 吳瑞北

國立臺灣大學/電機資訊學院/電信工程學研究所/碩士(2007年)

https://doi.org/10.6342/NTU.2007.01785

摘要

對於共平面式電磁能隙結構 (Coplanar Electromagnetic Band-Gap Structure, Coplanar-EBG)，本論文首次提出藉由平行金屬板共振腔的觀點來釐清其工作原理與傳播機制，說明其於一般多層板封裝電路中有效的層疊佈局方式，以及決定其截止帶之下緣與上緣的機制。
此外，考量實際封裝電路板複雜的穿層與佈線結構，任意激發源位置對其有效截止頻帶的效應成為非常重要的課題，本文將加以分析，且為了考量效率、成本與可行性以達成符合經濟效益的設計，亦將探討共平面EBG結構佈局面積對於雜訊抑制效果的影響，作為實際佈局設計的參考。
最後，分別針對降低共振腔的耦合效應，以及單位EBG結構間金屬連接的傳導效應提出設計的概念，並結合帶拒濾波器，實現對於任意雜訊源激發位置皆有一致截止帶頻寬，且符合實際需求的共平面式電磁能隙結構，並加以實驗驗證其可行性與準確性。

關鍵字

電磁能隙結構 ； 電源層雜訊抑制 ； 信號完整度 ； 電源完整度

並列摘要

For the first time to characterize the physical mechanism of Coplanar Electromagnetic Band-Gap (Coplanar-EBG) structures, the viewpoint of the parallel-plate resonance cavity is proposed in this thesis. Besides, the overall arrangement of effective stackup layout and mechanism decision of the upper-side and lower-side of stop-band are also presented.
In the realistic high-speed digital circuit, the complicate trace layout and multilayer connection by via transitions are inevitable. Thus the position effect of arbitrary noise excitation to Coplanar-EBG becomes very important and will be taken into account in this thesis. In addition, to consider the efficiency, cost, and feasibility, the effective area of Coplanar-EBG layout is analyzed to meet the economic benefits.
Finally, based on the low coupling effect between two patches at the separate resonant frequencies, a novel Coplanar-EBG structure inducing a wideband band-stop filter is proposed, designed, examined, and validated.

並列關鍵字

EBG ； Ground Bounce Noise ； SI ； PI

參考文獻

[26] 王建霖，利用電磁能隙結構達成寬頻接地雜訊議制之系統化設計，國立臺灣大學碩士論文，2006年6月。

[1] International Technology Roadmap for Semiconductors. (http://www.itrs.net/)

[3] S. Van den Berghe, F. Olyslager, D. De Zutter, J. De Moerloose, and W. Temmerman, “Study of the ground bounce caused by power plane resonances,” IEEE Trans. Electromagn. Compat., Vol. 40, pp. 111-119, May 1998.

[4] C. T. Wu, G. H. Shiue, S. M. Lin, and R. B. Wu, “Composite effects of reflections and ground bounce for signal line through a split power plane,” IEEE Trans. Adv. Packag., Vol. 25, pp. 297-301, May 2002.

[5] J. Choi, S. Chun, N. Na, M. Swaminathan, and L. Smith, “A methodology for the placement and optimization of decoupling capacitors for gigahertz systems,” in 13th Int’l Conf. VLSI Design, pp. 156-161, January 2000.