新型內插電路應用於多頻率輸出之鎖相迴路

由於製程演進及科技的進步，電路系統中所須的時脈訊號越來越快，晶片內部的非理想效應會使相位產生偏差延遲，導致資料結果錯誤，此時時脈同步的問題就非常重要，時脈同步的技術通常使用鎖相迴路(PLL)或是延遲鎖定迴路(DLL)來完成系統時脈的整合。在鎖相迴路系統中，應用的層面也越來越廣，如：頻率合成器 (Frequency Synthesizer)、訊號與資料回復(Clock and Data Recovery,CDR)等應用。而在SOC(system on a chip)方面來看，也利用鎖相迴路中電壓控制振盪器的輸出頻率回授時的任意除頻器(÷N)來合成多個頻率子系統所須的時脈，並利用其上升時間和下降時間的時脈信號觸發來動作。本論文是利用相位內插電路(Interpolator)在電壓控制振盪器(Voltage-Controlled Oscillator, VCO)的延遲級中不同的相位間做內插，產生更多不同的相位，再經過相位合成器合成出更多不同的頻率輸出，也可用於非整數除頻器上。論文中將提出新的內插電路，並應用在新的架構中，應用於在4 個相差90°相位中內插輸出12 個相差30°的相位，並合成6 倍頻以及許多非整數除頻。此PLL 系統輸入頻率14.318 MHz 可由晶體振盪產生，輸出可達800 MHz，適用於主機板上。

關鍵字

鎖相迴路；相位內插；多頻率輸出

並列摘要

With the extensive growth of the demand for high speed system, the required clock rate continues increasing. Thus, the issue of the clock synchronization in the subsystems becomes more and more important, which results in a great improvement on the clock skew and the data link technology. Phase-locked loop(PLL) and delay-locked loop(DLL) provide a well locking loop for the clock synchronization in the system. PLL has been widely used in various research fields, ex: frequency synthesizers, clock and data recovery and so on. In a system on a chip, clock generators are used the PLL to satisfied the demand, and the clock is used as multiple frequencies for subsystems. This paper describes a voltage controlled oscillator(VCO) and the interpolator combine to generate multiplier and fractional-n clock frequencies. In the paper, will provide a new interpolator in the new architecture, which is four different phase input and twelve phase output by interpolator. The input frequencies is 14.318 MHz and the output frequencies is 800MHz in the PLL system.

並列關鍵字

Phase-Locked Loop ； phase interpolate ； interpolator ； multi-frequency

參考文獻

[13] 林盟峰, A Wide-Range DLL-Based Frequency Multiplier with Fast-Locked and Jitter-Bounded Features, Master Thesis, Tamkang University, 2002.

[6] 王吉雄, A Wide-Range Phase-Locked Loop with Low Voltage and Noise-Immunity for USB 2.0, Master Thesis, Tamkang University, 2009.

[9] B.W. Garlepp, K.S. Donnelly, Jun Kim, P.S. Chau, J.L. Zerbe, C. Huang, C.V. Tran, C.L. Portmann, D. Stark, Yiu-Fai Chan, T.H. Lee, and M.A. Horowitz, “A portable digital DLL for high-speed CMOS interface circuits,” IEEE Journal of Solid-State Circuits, vol. 34, no. 5, pp. 632-644, May 1999.

[1] Che-Fu Liang, Hsin-Hua Chen, Shen-Iuan Liu, “Spur-Suppression Techniques for Frequency Synthesizers,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 54, no. 8, pp. 653-657,Aug. 2007.

[2] Ching-Yuan Yang, Chih-Hsiang Chang, Wen-Ger Wong, “A PLL-Based Spread-Spectrum Clock Generator With a Ditherless Fractional Topology,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 56, no. 1, pp. 51-59, Jan. 2009.

國際替代計量

新型內插電路應用於多頻率輸出之鎖相迴路

全文下載

主題瀏覽