- 學位論文
低壓高速之浮動閘式快閃記憶體
Low Voltage and High Speed Floating Gate Flash Memory Cells
摘要
在本篇論文中主要探討如何達成低電壓與高速度之浮動閘式(Floating-Gate)快閃記憶體(Flash Memory)。希望藉由有效降低穿隧氧化層(Tunneling Oxide)厚度或者矽閘間層(Inter-Poly Dielectric)的等效氧化層厚度(Effective Oxide Thickness)，來獲致較佳的浮動閘式快閃記憶體。其中，並探討金屬閘極與高介電常數矽閘間層應用於浮動閘式快閃記憶體之可行性。於整個研究中，先以二維元件模擬來分析各種元件設計參數下其記憶體的寫入及抹除性能。接著，再進行浮動閘式快閃記憶體的實驗實做，完成記憶體元件及電容元件，以驗證元件模擬之各種電性結果。最後，量測評估可靠度上的潛在風險。
並列摘要
The objectives of this thesis is to explore in depth the feasibility of low-voltage, high-speed Floating-Gate (FG) Flash memory cell through the proper minimizations of tunneling oxide and inter-poly dielectric (IPD) layers. Here, high-k materials and metal control gate are adopted in stacked gate to promote the control gate coupling ratio. Detailed investigations of device parameters in FG Flash cells are performed with two-dimensional device simulations and real silicon fabrications to attain the possible high-speed and low-power Flash cell design.
延伸閱讀
- Chen, C. J. (2009). 1.8V低功率NOR型快閃記憶體多階感測放大器 [master's thesis, National Tsing Hua University]. Airiti Library. https://www.airitilibrary.com/Article/Detail?DocID=U0016-1111200916113256
- 劉正忠（2014）。高速響應低功率數位控制低降壓穩壓器整合高速隨機存取記憶體〔碩士論文，國立交通大學〕。華藝線上圖書館。https://doi.org/10.6842/NCTU.2014.00501
- Wu, M. Y. (2006). 新型溝槽式分離閘快閃式記憶體 [doctoral dissertation, National Tsing Hua University]. Airiti Library. https://www.airitilibrary.com/Article/Detail?DocID=U0016-0109200613402302
- 蔡明蒼（2011）。High Voltage Contact Gate MOSFET (CG-MOSFET) with Fully CMOS Logic Compatible Process〔碩士論文，國立清華大學〕。華藝線上圖書館。https://www.airitilibrary.com/Article/Detail?DocID=U0016-1908201112580493
- 王博平（2010）。Floating Gate MOSFET in 0.18μm Single-Poly CMOS Process and Its Applications on Analog Circuits〔碩士論文，國立清華大學〕。華藝線上圖書館。https://www.airitilibrary.com/Article/Detail?DocID=U0016-1901201111414155