透過您的圖書館登入
IP:18.219.140.227
  • 學位論文

藉由個別連接埠快取電路加速 OpenFlow 網路交換器

Accelerating OpenFlow Switches with Per-Port Cache

指導教授 : 林永隆
若您是本文的作者,可授權文章由華藝線上圖書館中協助推廣。

摘要


本篇論文提出一個供 Openflow 交換器使用的快取設計。我們以硬體來實作交換器的路由並用軟體來實作搜尋引擎。藉由分析國立清華大學計算機通訊中心的網路流量資料,我們觀察到網路封包和交換器的連接埠之間存在空間局部性。我們提出了一個各別連接埠快取的設計來妥善利用此空間局部性。這個設計以Verilog語言和C語言實作的搜尋引擎來實作。我們以不同的快取配置、網路流量和網路拓撲來測試我們的設計原型。和常用的軟體交換器 - Open vSwitch相比,我們的設計可以用相當少的成本來增加交換器的效能。

關鍵字

軟體定義網路 快取 連接埠 交換器 加速

並列摘要


We propose a cache design for an OpenFlow switch which implements datapath in hardware and search engine in software. By analyzing some of National Tsing Hua University traffic records from the Computer and Communication Center, we observe that flows and switch ports exhibit spatial locality. We propose a per-port cache design to take advantage of those spatial locality. The design is implemented in Verilog together with a C-based search engine. We evaluate our prototype with various cache configurations, traffic patterns and topologies. Compared with a popular software Open vSwitch , our per-port cache design improves switch performance with little overhead.

參考文獻


[28] M. Al-Fares, S. Radhakrishnan, B. Raghavan, N. Huang, and A. Vahdat, Hed-
Nox: Towards an operating system for networks," SIGCOMM Comput. Commun.
[3] D. Erickson, The beacon open
SIGCOMM Workshop on Hot Topics in Software Dened Networking, HotSDN '13,
and performance evaluation of an open

延伸閱讀