CMOS參考電壓設計

Design of A CMOS Reference Voltage

廖家正(Jia-Zheng Liao)

指導教授 ： 劉偉行

國立虎尾科技大學/電機資訊學院/電子工程系碩士班/碩士(2013年)

摘要

本論文提出一種CMOS差動模式輸出參考電壓電路。本電路藉由適當的組合具有正溫度係數與負溫度係數的參數以完成具有零溫度係數的參考電壓。並基於傳統之能隙參考電壓電路架構加以改善，加入由電流鏡組成之與絕對溫度成正比的電流源。相較於已知電路，本論文提出之電路不需要使用運算放大器，具有架構簡單、較少晶片面積，與較低功率消耗等優點。本論文除了詳細敘述工作原理以外，並使用HSPICE與LAKER電路模擬軟體以0.35微米和0.18微米製程參數進行佈局前與佈局後模擬以及晶片實作。模擬結果顯示本論文所提出之差動模式輸出參考電壓電路，當供應電壓為3.3V，溫度變化從-20˚C遞增至120˚C時，輸出電壓變化是1.3mV(0.225%)，功率消耗為2.354 mW，溫度係數為16.11 ppm/˚C。此外，若將差動模式輸出參考電壓電路中移除一個電晶體與一個電阻後，電路即變成一個單端輸出模式且具有零溫度係數的參考電壓。當供應電壓為2.8V，溫度變化從-20˚C遞增至120˚C時，輸出電壓變化是2.01mV(0.387%)，功率消耗為1.412 mW，溫度係數為27.79 ppm/˚C。模擬結果與理論推導相符合，也證明電路的可行性。本論文所提出之CMOS差動模式輸出參考電壓電路可適用於各種類比積體電路。

關鍵字

差動模式 ； 參考電壓 ； 溫度係數 ； 電流鏡 ； 運算放大器

並列摘要

In this thesis, a CMOS differential-mode reference voltage circuit has been proposed. By properly using the positive and negative temperature coefficient parameters, a zero temperature-coefficient can be achieved. The proposed circuits are based on the traditional bandgap voltage reference circuit architecture with an additional current mirror and a proportional-to-absolute-temperature current source which is composed of current mirrors. As compared with the existed differential-mode reference voltage circuit, the proposed circuit does not need an operational amplifier, therefore it benefits from simpler circuit architecture, less chip area, and less power consumption. Besides the detailed design principle, the HSPICE and LAKER simulation program with 0.35-um and 0.18-um process parameters have been used to perform the pre-layout and post-layout simulation. According to the post-layout simulation results, as the supply voltages is 3.3V, the differential-mode output voltage reference circuit shows that, as the temperature varies from -20oC to 120oC, the corresponding output voltage changes only 1.3mV(0.225%), the corresponding power dissipation is 2.354mW and the temperature-coefficient is 16.11 ppm/˚C. In addition, if a transistor and a resistor are removed from the proposed differential-mode output voltage reference circuit, a single-ended mode reference voltage with zero temperature coefficient can be obtained. According to the post-layout simulation results, when the supply voltages is 2.8V, and as the temperature varies from -20oC to 120oC, the corresponding output voltage changes only 2.01mV(0.387%), the corresponding power dissipation is 1.412mW and the temperature-coefficient is 27.79 ppm/˚C.
All the simulation results are consistent with the theoretic analysis. The proposed circuits can be applied to different analog circuits.

並列關鍵字

differential mode ； reference voltage ； temperature coefficient ； current mirror ； operational amplifier

參考文獻

[3] 李民慶，蔡一名，許瑞軒，吳明峰，林建宏，張昇瑋，2008，“CMOS能隙參考電壓電路分析與設計”，亞東學報，28期，頁49~56，6月。

[10] Luiz L. G. Vermaas, Carlos R. T. de Mori, Robson L. Moreno, Adriano M. Pereira, 1998, “A Bandgap Voltage Reference Using Digital CMOS Process,” 1998 IEEE International Conference on Electronics, vol.2,pp. 303 – 306, Lisboa, September.

[11] K. E. Kujik, 1973, “A Precision Reference Voltage Source,” IEEE J. of Solid-State Circuits, vol.8, pp. 222 – 226, June.

[12] Dong-Ok Han, Jeong-Hoon Kim, and Nam-Heung Kim, 2008, “ Design of bandgap reference and current reference generator with low supply voltage,” 2008 9th International Conference on Solid-State and Integrated-Circuit Technology, pp.1733 – 1736, Beijing, October.

[14] Edward K.F. Lee, 2010, “Low Voltage CMOS Bandgap References with Temperature Compensated Reference Current Output,” 2010 IEEE International Symposium on Circuits and Systems, pp.1643 – 1646, Paris, June.