矽基板上新穎結構的非揮發性記憶體與互補式金氧半場效電晶體的研究

Novel Structures of Nonvolatile Memory and CMOS on Bulk Silicon

陳宣凱

指導教授 ： 簡昭欣

國立交通大學/電機學院/電子工程系所/碩士(2009年)

https://doi.org/10.6842/NCTU.2009.01060

摘要

此論文在傳統矽基板上製做不同的新型結構元件，包含了非揮發記憶體與基板分割的場效電晶體。
首先，我們使用不同的結構來製做非揮發記憶體。傳統上，非揮發記憶體的閘極絕緣體堆疊結構為氧化矽－氮化矽－氧化矽，與單純一層氧化矽製做的邏輯元件有很大的差距。在我們的結構中，閘極電極下方與邏輯元件一樣只有單純一層氧化矽，而電荷捕捉層是由矽酸鉿退火型成的奈米微晶粒構成，此捕捉層的位置是在氮化矽的隔離層下方。而此隔離層下方並沒有源極／汲極的任何離子佈植。此結構的記憶體提供了寫入與抹除的特性，我們也會討論此元件的資料持久性與抗干擾的能力。這種結構的非揮發記憶體對於未來希望在同一晶片上製做非揮發記憶體與邏輯元件的技術是非常有潛力的。若能把非揮發記憶體與邏輯元件製做在同一晶片上，可以有效提升系統的速度。
接著，我們在矽基板上製做了n型場效電晶體。這種三通道閘極的結構通常使用在絕緣體上矽基板上。我們發現蝕刻小部分的淺溝槽隔離氧化矽可以有效的改善元見的次臨界擺幅。並且可以降低臨界電壓。在本體效應的量測中，我們發現在比較窄的閘極寬度或是蝕刻比較深的淺溝槽隔離氧化矽之下，本體的電壓對通道的影響會受到側壁的空乏區的影響而阻隔。
最後，我們製做了同樣結構的p型場效電晶體。這些p型場效電晶體，與ｎ型場效電晶體有類似的電性趨勢，在某些部份改善了電晶體的電性。因此在矽基板上製做的三通道元件可以改善ＣＭＯＳ元件的特性。

關鍵字

非揮發記憶體 ； 互補式金氧半 ； 淺溝槽

並列摘要

In this thesis, we fabricated non-typical devices on the silicon bulk for nonvolatile memory and segment-MOSFET.
First, we will present a novel nonvolatile flash memory process with only silicon oxide under the gate electrode instead of the oxide-nitride-oxide structure. The storage layer, which is fabricated by hafnium silicate (HfSiOx) as the trapping material, is deposited under the nitride spacer. No LDD dopant is implanted under the spacer stack, so there is no overlapped region between source/drain and gate electrode. These nonvolatile memories exhibit programming characteristics and erase characteristics. Also the retention and disturbance characteristics of these devices will be discussed. Since the fabrication process of the nonvolatile memory is similar to the logic device, the structure will become attractive if it is possible to fabricate the nonvolatile memory embedded with the logic device.
Next, we fabricated the segment n-MOSFET on the silicon bulk. The FINFET structure is usually fabricated on the SOI wafer. We found that the recess of shallow-trench-isolation oxide enhances the subthreshold swing characteristics and decreases the threshold voltage, and the body voltage is blocked during the body effect measuring.
Finally, the segment p-MOSFET was fabricated with the same process as the segment n-MOSFET. The trend of p-MOSFET is similar to n-MOSFET, so the FIN structure also improves some performance on silicon bulk for CMOS process.

並列關鍵字

nonvolatile memory ； segment MOSFET ； recessf

參考文獻

[12] B. Doris, M. Ieong, T. Kanarsky, Y. Zhang, R. A. Roy, O. Dokumaci, Z. Ren, F. F. Jamin, L. Shi, W. Natzlem, H. J. Huang, J. Mezzapelle, A. Mocuta, S. Womack, M. Gribelyuk, E. C. Jones, R. J. Miller, H-S P. Wong, and W. Haensch, “Extreme Scaling with Ultra-Thin Si Channel MOSFETs,” IEDM Tech. Dig., pp. 267~270, 2002.

[1] D.Kahng and S. M. Sze, Bell Syst. Tech. J., 46, 1288 (1967).

[3] Boaz Eitan, Paolo Pavan, Ilan Bloom, Efraim Aloni, Aviv Formmer, and David Finzi, “NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Cell,” IEEE Electron Device Letters, Vol. 21, No. 11, November 2000.

[4] Jinkang Bu, and Marvin H. White, “Effects of Two-step High Temperature Deuterium Anneals on SONOS Nonvolatile Memory Devices,” IEEE Electron Device Letters, Vol. 22, No. 1, January 2001.

[5] Y. N. Tan, W. K. Chim, W. K. Choi, M. S. Joo, T. H. Ng, and B. J. Cho, “High-κ HfAlO charge trapping layer in SONOS-type nonvolatile memory device for high speed operation,” IEDM Tech. Dig., 2004, pp. 889~892.