The objective of this thesis is to demonstrate the application of baud-rate clock and data recovery in a 56-Gb/s NRZ receiver with TSMC standard digital 40nm CMOS technology. This architecture can share data decision and phase detection comparators, greatly reduce the number of comparators, power consumption, the internal circuit , including variable gain amplifier, continuous time equalizer, one-tap decision feedback equalizer, and all digital clock data recovery circuit based on phase interpolator.
為了持續優化網站功能與使用者體驗,本網站將Cookies分析技術用於網站營運、分析和個人化服務之目的。
若您繼續瀏覽本網站,即表示您同意本網站使用Cookies。