This paper presents an algorithm that can compare the net-lists between schematic and layout of passive microwave multi-layer circuits. Weight vectors that are related to inductance and capacitance of devices connected to a node are defined for node mapping. However, due to the symmetry of microwave circuits, many possible mapping may be found. We then developed a scoring policy to find the most similar mapping. This checker can help designers to verify layout by comparing the net-list from designer’s schematic and layout extracted net-list. This algorithm can also provide missing and extra components in net-list to assist designer to allocate layout errors quickly.