一個使用迴路頻寬校正降低製程變異的2.4-3.0十億赫茲次取樣鎖相迴路

A 2.4-3.0GHz Process-Tolerant Sub-Sampling PLL with Loop Bandwidth Calibration

呂咏儒(Yong-Ru Lu)

指導教授 ： 劉深淵

國立臺灣大學/電機資訊學院/電子工程學研究所/碩士(2020年)

https://doi.org/10.6342/NTU202000832

摘要

本論文實現一個使用迴路頻寬校正降低製程變異的2.4-3.0十億赫茲次取樣鎖相迴路，藉由增益控制次取樣相位偵測器與脈衝寬度控制電路，迴路頻寬校正電路可以降低次取樣鎖相迴路對製程的變異，此外，論文中也分析了次取樣鎖相迴路的頻寬與電路參數間的關係，此次取樣鎖相迴路使用台積電40奈米CMOS製程製作且其面積約為0.15 mm2。在供應電壓為1.1 V下，其整體功率消耗為5.81 mW，參考頻率為75 MHz，輸出頻率範圍為2.4-3.0GHz。在輸出頻率為3.0GHz時，量測的方均根抖動量為2.02ps，迴路頻寬校正後，在輸出頻率為3.0GHz，與3.5MHz相比較，五顆晶片的最大迴路頻寬偏差可以從-71.4%減少為-18.5%。

關鍵字

頻寬校正 ； 鎖相迴路 ； 次取樣相位偵測器 ； 脈衝寬度 ； 迴轉率

並列摘要

In this thesis, a sub-sampling phase-locked loop (SSPLL) with loop bandwidth is presented. By using a sub-sampling phase detector with gain calibration and a pulse width control circuit, the loop bandwidth deviation of the SSPLL can be relaxed. This SSPLL is fabricated in a 40 nm CMOS process and its core area is 0.15mm2. The power consumption of the SSPLL is 5.81mW from a supply of 1.1V. The reference frequency is 75MHz and the output frequency tuning range is 2.4~3.0GHz. The measured rms jitter is 2.02ps at the output frequency of 3.0GHz. With the calibration, the largest loop bandwidth deviation from 3.5MHz among five samples is reduced from -71.4% to -18.5% at 3.0GHz.

並列關鍵字

loop bandwidth calibration ； phase-locked loop ； sub-sampling phase detector ； pulse width ； slew rate

參考文獻

Y. Akamine, M. Kawabe, K. Hori, T. Okazaki, M. Kasahara and S. Tanaka, "ΔΣ PLL transmitter with a loop-bandwidth calibration system," IEEE Journal of Solid-State Circuits, vol. 43, no. 2, pp. 497-506, Feb. 2008.

H. Sun, K. Sobue, K. Hamashita, T. Anand and U. Moon, "A 951-fsrms period jitter 3.2% modulation range in-band modulation spread-spectrum clock generator," IEEE Journal of Solid-State Circuits, vol. 55, no. 2, pp. 426-438, Feb. 2020.

T. Ebuchi, Y. Komatsu, T. Okamoto, Y. Arima, Y. Yamada, K. Sogawa, K. Okamoto, T. Morie, T. Hirata, S. Dosho and T. Yoshikawa, "A 125–1250 MHz process-independent adaptive bandwidth spread spectrum clock generator with digital controlled Self-Calibration," IEEE Journal of Solid-State Circuits, vol. 44, no. 3, pp. 763-774, Mar. 2009.

T. Wu, P. K. Hanumolu, K. Mayaram and U. Moon, "Method for a constant loop bandwidth in LC-VCO PLL frequency synthesizers," IEEE Journal of Solid-State Circuits, vol. 44, no. 2, pp. 427-435, Feb. 2009.

D. M. Fischett, A. L. S. Loke, R. J. DeSantis and G. R. Talbot, "An embedded all-digital circuit to measure PLL response," IEEE Journal of Solid-State Circuits, vol. 45, no. 8, pp. 1492-1503, Aug. 2010.