具有格式轉換介面之ATM與Ethernet封包處理晶片設計與實作

Design and Implementation of the Packet Process ASIC with Format Transformed Interface Between ATM and Ethernet

李璟祥(Jing-Shiang Li)

指導教授 ： 宋國明

國立臺北科技大學/電資學院/電機工程系所/碩士(2013年)

摘要

非同步傳輸模式(ATM)擁有固定長度53 Bytes的細胞(Cell)特性，因此容易與其他不同需求的網路終端共享頻寬，也能夠簡化錯誤偵測機制，有效降低處理設備的負擔與提升傳輸品質，惟因LAN技術之中，乙太網路已然主流化，因此ATM系統一般會通過邊際交換器(Edge Switch)與Ethernet網路之交換器連接，進行通過細胞和封包間的轉換，並依LAN類型做訊框化，為終端用戶服務，達到容易、快速與方便的功能。
本系統晶片係以硬體描述語言Verilog實現ATM細胞與Ethernet訊框間之UTOPIA轉換介面，並整合具有路由分類功能之封包處理器，使其成為具邊際交換器功能之連結層交換器；Ethernet封包採用IEEE標準訊框格式，並建立於MII協定上，以得到媒介獨立與高擴充性的優點，該連結層交換器具有傳送與接收端，解析傳送與接收到的封包，將各自之來源與目的位址儲存在相同交換表，使其達到雙向資料過濾與轉送功能，並使用異步FIFO連結UTOPIA的傳送與接收介面，以確保資料正確性及設計彈性，最後以現場可編程邏輯閘陣列開發版(Altera DE3)驗證無誤後，使用TSMC之0.18-μm製程並經過Synthesis、DFT、APR、DRC/LVS等流程製作出專用晶片(ASIC)，其邏輯閘數(Gate Count)約為128000，動態功率約為165mW，錯誤涵蓋率約為96%。

關鍵字

乙太網路 ； ATM網路 ； 網路晶片 ； 交換器 ； 現場可編程邏輯閘陣列

並列摘要

ATM (Asynchronous Transfer Mode) cell inherits with a fixed length of 53 bytes. This feature intends to share the bandwidth with other network terminals which performs with different applications. Also, ATM has the ability to simplify the fault detection scheme, to effectively lower the encumbrance; and to promote the quality of transmission. Besides, Ethernet becomes the main stream among the technology of LAN (Local Area Network). And that ATM is a convenient network to consist with the LAN. Generally, the ATM connects the Ethernet Switch through the Edge Switch, and it needs a transformed interface between the Cell and the Packet to frame ATM cell into Ethernet packet based on the types of the LAN which offers the service to the client.

The UTOPIA(Universal Test and Operations PHY Interface for ATM),which is the transformed interface of the ATM Cell and the Ethernet packet, is designed with Verilog hardware describe language and is integrated with the packet processing unit with the function of routing and classification and with the Link Layer Switch with the function of Edge Switch. The Ethernet Packet presents with IEEE standard frame ,and it builds up on the environment of MII (Media Independent Interface) in order to acquire the benefit of high flexibility and high expandability. The Link Layer Switch include the transmitter and receiver units which can analyze the transmitted and received packets; and It also stores the MAC addresses with different sources according to the established lookup table to filter and transmit the two-way information. The Edge Switch uses an asynchronous FIFO (First In First Out Queue) to make sure the validity and flexibility of the information by connecting the UTOPIA module. Finally, the Altera DE3 of FPGA (Field Programmable Gate Array) is used to verify the designed function; and the TSMC 0.18-μm CMOS technology is selected to implement the ASIC by passing through the procedure of Synthesis、DFT(Design For Testability)、APR(Auto Place and Route)、DRC(Design Rule Check)、LVS(Layout Versus Schematic). After simulation, the proposed ASIC performs with the gate count of 128,000, the dynamic power of 165mW, and the fault coverage is 96% at the power supply of 1.8V and operating frequency of 50 MHZ.

並列關鍵字

Ethernet ； ATM Network ； Network on Chip ； Switch ； Field Programmable Gate Array

參考文獻

10. 張彥仕，封包處理與分類晶片的設計與實作，碩士論文，國立台北科技大學，台北，2012

6. A. R. Muhammad Romdzi and H. Habibah and R. Ruhani, “Implementation of Quality of Service (QoS) in Multi-Protocol Label Switching (MPLS) Networks,” CSPA 5th International Colloquium on Signal Processing & Its Applications, Kuala Lumpur, 2009, pp.98-103.

1. N. Mizukoshi and R. Fan and H. Suzuki, “A single-chip controller for 1.2 Gbps shared buffer ATM switches,” Proceedings of the IEEE Custom Integrated Circuits Conference, Santa Clara, CA , 1997, pp. 449-452.

2. G. M. Sung and H. Y. Hsieh, “A novel bridge chip between an ATM and Ethernet for ADSL in home networks,” IEEE Transactions on Consumer Electronics, Taipei, Taiwan, 2009, vol. 55, no. 3, pp.1200-1207.

3. IEEE, Part 3:Carrier Sense Multiple Access with Collision Detection (CSMA/CD) access method and Physical Layer specifications, IEEE std. 802.3, 2010.