具直流偏移校正與增益校準迴路之短通道可變增益放大器

A Short-Channel Variable Gain Amplifier with DC Offset Cancellation and Gain Calibration Loop

楊蕙甄(Hui-Chen Yang)

指導教授 ： 謝志成

國立清華大學/電機資訊學院/電機工程學系/碩士(2010年)

摘要

在本論文中，提出了一個具數位控制回授迴路的短通道可變增益放大器。為了節省面積，整體電路均使用最小通道長度的CMOS元件。此設計將導致電路產生嚴重的製程變異。為了解決這項問題，將需要兩個分別用來控制直流偏移校正以及增益校準的數位回授迴路。
此可變增益放大器採用具有衰減式電阻網路的全差動式增益級架構。藉由數位控制來改變電阻網路的阻值，以提供足夠的增益範圍與解析度。為了正確設定可變增益放大器的增益值，數位式的增益控制迴路必須在可變增益放大器操作之前啟動。直流偏移校正迴路則一直維持啟動狀態，用以防止輸出電壓飽和。藉由這兩個控制迴路，此可變增益放大器將不受製程變異的影響。
此量測晶片採用台積電0.18-μm 1P6M互補式金屬半導體氧化物製程，面積共佔292 μm × 592 μm。此可變增益放大器可提供-3.9 ~ 48.3 dB的增益範圍，在增益間距為6-dB的前提下，實際量測所得增益值和理想值之間的誤差值小於0.5 dB。在最大增益的設定下，頻寬為10.85 MHz。在輸出訊號為10-MHz，輸出擺幅為400-mVppd的情形下，總諧波失真 (THD) 在最大和最小的增益設定下分別為 -33.82 dB 和 -48.08 dB。當輸入的直流偏移電壓在-70 ~ +50 mV的範圍內時，輸出的偏移電壓小於20 mV。在1.8-V電壓供應的前提下，此晶片消耗12.1 mA的電流。

關鍵字

短通道 ； 可變增益放大器 ； 省面積 ； 增益校準 ； 直流偏移校正

並列摘要

In this thesis, a short-channel variable gain amplifier with digital feedback loops is proposed. For the purpose of area saving, the entire work is implemented with minimum gate length CMOS devices. This results in severe circuit process variations. To overcome this problem, two digital feedback loops are needed for the DC offset cancellation and gain calibration.
The VGA circuit is based on a fully-differential gain stage with a degeneration resistor network. The resistance of this resistor network is digitally controlled to provide enough gain range and resolution. To properly set the VGA gain, the digital gain calibration loop is enabled before the VGA operates. The DC offset cancellation loop is always active to prevent the VGA output from DC saturation. With the aid of both loops, the proposed VGA is robust against process variations.
An experimental chip is fabricated in TSMC 0.18-μm 1P6M CMOS process. The core area occupies 292 μm × 592 μm. The available gain range of the VGA is -3.9 ~ 48.3 dB. For a 6-dB gain step requirement, the gain error is less than 0.5 dB. The bandwidth at the maximum gain setting is 10.85 MHz. With 10-MHz 400-mVppd sinusoidal output waveform, the total harmonic distortion (THD) at maximum and minimum gain setting are -33.82 dB and -48.08 dB respectively. The output DC offset voltage is less than 20 mV when the input DC offset voltage is within -70 ~ +50 mV. The current consumption from a single 1.8-V power supply is 12.1 mA.

並列關鍵字

Short-channel ； Variable Gain Amplifier ； Area-saving ； Gain Calibration ； DC Offset Cancellation

參考文獻

[8] Paolo Orsatti, Francesco Piazza and Qiuting Huang, "A 71-MHz CMOS IF-Baseband Strip for GSM ", IEEE Journal of Solid-State Circuits, Vol. 35, No. 1, Jan. 2000.

[2] B. Razavi, "Challenges in Portable RF Transceiver Design", IEEE Circuits and Devices Magazine, Vol. 12, pp. 12-25, Sept. 1996.

[3] John M. Khoury, "On the Design of Constant Settling Time AGC Circuit", IEEE Trans. Circuits Syst. II, Vol. 45, No. 3, Mar. 1998.

[4] Takafumi Yamaji, Nobuo Kanou and Tetsuro Itakura, "A Temperature-Stable CMOS Variable-Gain Amplifier with 80-dB Linearly Controlled Gain Range", IEEE Journal of Solid-State Circuits, Vol. 37, No. 5, May. 2002.

[5] Cheng-Chieh Chang and Shen-Iuan Liu, "Pseudo-Exponential Function for MOSFETs in Saturation", IEEE Trans. Circuits Syst. II, Vol. 47, No. 11, pp.1318-1321, Nov. 2000.