Translated Titles

Design and Implementation of Diode-Clamped Three-Level Inverters with Neutral-Point Voltage Balance





Key Words

二極體箝位式三階變頻器 ; 空間向量調變 ; 中性點電壓平衡 ; 數位訊號處理器 ; Diode-Clamped Three-Level Inverters ; Space Vector Modulation ; Neutral Point Voltage Balance ; Digital Signal Processor



Volume or Term/Year and Month of Publication


Academic Degree Category




Content Language


Chinese Abstract

本論文之主要目的在於設計以及實現一具有中性點電壓平衡的二極體箝位式三階變頻器。三階變頻器之輸出電壓諧波量較二階變頻器來的低,然而,二極體箝位式三階變頻器卻存在中性點電壓平衡的問題。本文採用兩種控制方法來平衡變頻器直流鏈電容之電壓,以證明本文所採用的方法能有效平衡中性點電壓,並降低輸出波形的總諧波失真量。 本論文的模擬結果採用Matlab®/Simulink® 軟體所建立之系統做分析,實驗結果則採用數位訊號處理器板作為系統核心,來控制並驅動感應馬達。經模擬與實驗結果均證實所採用的控制方法可以有效改善二極體箝位式三階變頻器中性點電壓平衡的問題,驗證控制方法的可行性。

English Abstract

The purpose of this thesis is to design and realize a diode-clamped three-level inverter with neutral-point voltage balance. The harmonic contents of output voltage of three-level inverters are less than those for two-level inverters. However, diode-clamped three-level inverter has the problem of neutral point voltage balance. This thesis uses two control methods to balance the voltage of DC-link capacitors and reduce the total harmonic distortion of output waveforms. The simulation results are derived from Matlab®/Simulink® software. The experimental results are derived from an induction motor drive controlled by digital signal processor. It will be shown that the simulation results and experimental results confirm the performance of the control methods for neutral point voltage balance in diode-clamped three-level inverters.

Topic Category 電資學院 > 電力電子產業研發碩士專班
工程學 > 電機工程
  1. [1] Q. Song, W. Liu, Q. Yu, X. Xie and Z. Wang, “A neutral-point potential balancing algorithm for three-level NPC inverters using analytically injected zero sequence voltage,” Proc. of IEEE APEC, Vol. 1, pp. 228-233, February 2003.
  2. [2] K. R. M. N. Ratnayake, Y. Murai and T. Watanabe, “Novel carrier PWM scheme to control neutral point voltage fluctuation in three-level voltage source inverter,” IEEE International Conference on Power Electronics and Drive Systems, Vol.2, pp. 663-667, July 1999.
  3. [3] J. Holtz and N. Oikonomou, “Neutral point potential balancing algorithm at low modulation index for three-level inverter medium voltage drives,” Conference Record of IEEE IAS, Vol. 2, pp. 1246-252, October 2005.
  4. [4] J. H. Seo. and C. H. Choi, “Compensation for the neutral-point potential variation in three-level space vector PWM,” Proc. of IEEE APEC, Vol. 2, pp. 1135-1140, March 2001.
  5. [5] N. Celanovic and D. Boroyevich, “A comprehensive study of neutral-point voltage balancing problem in three-level neutral-point-clamped voltage source PWM inverters,” IEEE Trans. on Power Electronics, Vol. 15, No. 2, pp. 242-249, March 2000.
  6. [6] C. K, Lee, Y. R. Hui, S. H. Chung and Y. Shrivastava, “A randomized voltage vector switching scheme for three-level power inverter,” IEEE Trans. on Power Electronics, Vol. 17, No. 1, pp. 94-100, January 2003.
  7. [7] A. R. Bakhshai, H. R. Saligheh Rad and G. Joos, “Space vector modulation based on classification method in three-phase multi-level voltage source inverters,” Conference Record of IEEE IAS, Vol. 1, pp. 597-602, September/October 2001.
  8. [8] H. P. Krug, T. Kume and M. Swamy, “Neutral-point clamped three-level general purpose inverter-features, benefits and applications,” Proc. of IEEE PESC, Vol. 1, pp. 323-328, June 2004.
  9. [9] D. H. Kim, D. W. Kang. Y. H. Lee and D. S. Hyun, “The analysis and comparison of carrier-based PWM methods for 3-level inverter,” Proc. of IEEE IECON, Vol. 2, pp. 1316-1321, October 2000.
  10. [10] D. W. Kang, W. K. Lee and D. S. Hyun, “Carrier-rotation strategy for voltage balancing in flying capacitor multilevel inverter,” IEE Proc. Electrical Power Application, Vol. 151, No. 2, pp. 239-248, March 2004.
  11. [11] K. A. Corzine and X. Kou, “Capacitor voltage balancing in full binary combination schema flying capacitor multilevel inverter,” IEEE Power Electronics Letters, Vol. 1, No. 1, pp. 2-5, March 2003.
  12. [12] L. M. Tolbert, F. Z. Peng and T. G. Habetler, “Multilevel converters for large electric drives,” IEEE Trans. on Industry Application, Vol. 35, No. 1, pp. 36-44, January/February 1999.
  13. [13] K. A. Corzine, M. W. Wielebski, F. Z. Peng and J. Wang, “Control of cascaded multilevel inverter,” IEEE Trans. on Power Electronics, Vol. 19, No. 3, pp. 732-738, May 2004.
  14. [15] M. D. Manjrekar and T. A. Lipo, “A hybrid multilevel inverter topology for drive application,” Proc. of IEEE APEC, pp. 523-529, February 1998.
  15. [17] D. W. Kang, W. K. Lee and D. S. Hyun, “Simple control strategy for balancing the dc-link voltage of neutral-point-clamped inverter at low modulation index,” IEE Proc. Electrical Power Application, Vol. 151, No. 5, pp. 569-575, September 2004.
  16. [18] C. Newton and M. Sumner, “Neutral point control for multi-level inverters theory, design and operational limitation,” Conference Record of IEEE IAS, Vol. 2, pp. 1336-1343, October 1997.
  17. [19] Y. H. Lee, B. S. Suh and D. S. Hyun, “A novel PWM scheme for a three-level voltage source inverter with GTO thyristors,” IEEE Trans. on Industry Application, Vol. 32, No. 2, pp. 260-268, March/April 1996.
  18. [20] W. Yao, Z. Lu, W. Fei, Z. Qiao, Y. Gu and M. Zheng, “Three-level SVPWM method based on two level PWM cell in dsp,” Proc. of IEEE APEC, Vol. 3, pp. 1720-1724, 2004.
  19. [21] 周逸凱,二極體箝位式三階變頻器的研製,碩士論文,國立台北科技大學機電整合研究所,民國九十五年七月。
  20. [25] H. W. van der Broeck, H. C. Skudelny and G. V. Stanke, “Analysis and realization of a pulse width modulator based on voltage space vectors,” IEEE Trans. on Industry Application, Vol. 24, No. 1, pp. 142-150, 1988.
  21. [28] P. N. Enjeti and R. Jakkli, “Optimal power control strategies for neutral point clamped (NPC) inverter topology, IEEE Trans. on Industry Application, Vol. 28, No. 3, pp. 558-566, May/June 1992.
  22. [31] L. Lin, Y. Zou, J. Zhang, and X. Zou, “Digital implementation of diode-clamped three-phase three-level SVPWM inverter,” Power Electronics and Drive Systems, Vol. 2, pp. 1413-1417, November 2003.
  23. [32] B. KaKu, I. Miyashita, and S. Sone, “Switching loss minimised space vector PWM method for IGBT three-level inverter,” IEE Proc. Electrical Power Application, Vol. 144, pp. 182-190, May 1997.
  24. [34] Texas Instruments, TMS320F28x Digital Signal Processors Data Manual, October 2005.
  25. [14] Y. S. Lai and F. S. Shyu, “Topology for hybrid multilevel inverter,” IEE Proc. of Electric Power Application, Vol. 149, No. 6, pp. 449-458, November 2002.
  26. [16] S. Iida, S. Masukawa, and Y. Kubota “Improved voltage source inverter with 18-step output waveforms,” IEEE Industry Application Magazine, Vol. 4, No. 1, pp. 58-68, January/February 1998.
  27. [22] 賴炎生、張奕然,「高功率變頻器」,電機月刊,第九卷,第一期,1999,第120~126頁。
  28. [23] 徐福三,多階變頻器系統的研製,碩士論文,國立台北科技大學電機與能源研究所,民國九十年六月。
  29. [24] A. Nabae, I. Takahashi and H. Akagi, “A new neutral point clamped PWM inverter,” IEEE Trans. on Industry Application, Vol. 17, No. 5, pp. 518-523, September/October 1981.
  30. [26] B. S. Suh and D. S. Hyun, “A new n-level high voltage inversion system,” IEEE Trans. on Power Electronics, Vol. 44, No. 1, pp. 107-115, February 1997.
  31. [27] 劉昌煥編著,交流電機控制,東華書局股份有限公司,民國九十二年五月。
  32. [29] 杜昌隆,以FPGA為基礎之三階變頻器研究,碩士論文,國立交通大學電機與控制工程系,民國八十七年。
  33. [30] 王智麟,以DSP為基礎三階變頻器之研製 ,碩士論文,國立交通大學電機與控制工程系,民國八十八年。
  34. [33] 林容益編著,DSP 2407/2812數位訊號機電處理控制應用,自強基金會教育訓練處,民國九十五年四月。
  35. [35] Texas Instruments, eZdsp F2812 Technical Reference, September 2003.
  36. [36] Texas Instruments, C281x C/C++ Header Files and Peripheral Examples, September 2003.
  37. [37] Texas Instruments, TMS320x28x DSP System Control and Interrupts Reference Guide, March 2005.
  38. [38] Texas Instruments, TMS320F28x Event Manager (EV) Peripheral Reference Guide, May 2002.
  39. [39] Texas Instruments, TMS320F28x Analog-to-Digital Converter (ADC) Peripheral Reference Guide, June 2002.
  40. [40] Texas Instruments, TMS320C28x Optimizing C/C++ Compiler User's Guide, August 2001.
Times Cited
  1. 李昇翰(2008)。以數位信號處理器研製直流/直流轉換器。臺北科技大學電機工程系研究所學位論文。2008。1-96。 
  2. 莊宗晉(2008)。具有主動式箝位電路之電流饋入式全橋昇壓型轉換器的研製。臺北科技大學機電整合研究所學位論文。2008。1-69。 
  3. 郭俊廷(2008)。具有雙自由度數位控制器之降壓型直流/直流轉換器的研製。臺北科技大學電機工程系研究所學位論文。2008。1-108。 
  4. 許翔宇(2007)。數位式功率因數修正器的研製。臺北科技大學電機工程系所學位論文。2007。1-80。
  5. 黃仲鑫(2007)。以場效可規劃邏輯閘陣列為基礎之三階變頻器的研製。臺北科技大學機電整合研究所學位論文。2007。1-73。
  6. 李韓霖(2009)。降壓型直流/直流轉換器之數位式滑動模式控制器的研製。臺北科技大學自動化科技研究所學位論文。2009。1-82。
  7. 楊芷妅(2009)。三階變頻器之脈波寬度調變控制積體電路的設計。臺北科技大學電機工程系研究所學位論文。2009。1-75。