Title

適用於VDSL之12位元200MHz倍取樣率數位發射器

Translated Titles

12-bit/200MHz Digital Transmitter with Double Sampling-Rate for VDSL

DOI

10.6841/NTUT.2013.00481

Authors

周文敦

Key Words

數位類比轉換器 ; 線驅動器 ; 數位發射器 ; 超高速數位用戶迴路 ; Digital Transmitter ; Digital-to-Analog Converter ; Line Driver ; VDSL

PublicationName

臺北科技大學電機工程系所學位論文

Volume or Term/Year and Month of Publication

2013年

Academic Degree Category

碩士

Advisor

宋國明

Content Language

繁體中文

Chinese Abstract

本論文旨在設計一適用於VDSL/VDSL2網路系統之CMOS數位發射機,其操作頻率為200MHz,並採用倍取樣率轉換技術。此發射端電路主要包含有12位元200MHz倍取樣率之數位類比轉換器,以及整合二階濾波器之電流模式全差動線驅動器兩個部份,並採用TSMC 0.18μm 1P6M CMOS製程技術來實現。 VDSL (Very High-bit-rate Digital Subscriber Line)技術使用最高達30MHz訊號頻寬,於短距離的用戶環路上,其資料傳輸可達到最高100Mbps的雙向對稱速率。其上下行傳輸的高資料速率特性,允許用戶使用電話網路的銅線傳輸,連結至最近的光纖網路節點。 為了達到高資料傳輸速率的需求,本論文提出一倍取樣率架構的電流切換式12位元數位類比轉換器。其工作頻率為200MHz,於倍取樣率的工作模式下,可達到等效的400MHz資料轉換速率,其差動輸出電流訊號可達最大4095μA及最高30MHz的類比訊號頻率範圍。 為了滿足VDSL標準的發射端頻譜規範,須使用發射端濾波器以濾除數位類比轉換器的高頻諧波。本論文採用的倍取樣率技術可使主要高頻諧波出現頻率向外推延兩倍,其與訊號頻寬間有更大的過渡頻帶,其結果僅需使用二階濾波器即可滿足發射端的頻譜要求。本論文使用一整合於線驅動器的二階發射端濾波器,以產生30MHz限制頻寬。線驅動器電路利用電流回授補償以及電容前饋方法,以抑制諧波失真問題,並提高線性度。本線驅動器在1.8V的供應電壓下,能驅動100Ω輸出端負載,與2Vpp的電壓訊號振幅。

English Abstract

This thesis describes the chip implementation of a 200MHz/double sampling-rate CMOS digital transmitter based on VDSL system specification. This digital transmitter is composed of a 12-bit, 200MHz digital-to-analog converter (DAC) operated in the proposed double sampling-rate structure, and a fully differential current-mode line driver integrated with a 2nd-ordered transmitting filter. The digital transmitter had been fabricated with the TSMC 0.18μm 1P6M CMOS technology. VDSL (Very High-Bit Rate Digital Subscriber Line) technology permits the transmission of asymmetric and symmetric data rate up to 100Mbps for upstream and downstream direction on twisted copper pairs using a signal bandwidth up to 30MHz. It can be deployed from fiber-optic connected cabinets located near the customer premises. For such high-speed applications, the digital-to-analog converter adopts the switch-current mode architecture with a double sampling-rate operation. Under 200MHz clock frequency, the digital-to-analog converter can reach the equivalent 400MHz conversion rate. The simulation of 12-bit DAC shows that the maximum output current is 4095μA, and the conversion signal bandwidth is up to 30MHz. To conform the bandwidth requirements of VDSL/VDLS2, a transmitting filter is used after the DAC stage to filter the high-frequency harmonics. With the DAC double sampling-rate operation mode, a 2nd-ordered filter is satisfactory in the bandwidth performance. The line drive circuit integrates a transmitting filter and a current-feedback amplifier with capacitor-feedforward compensation to reach high linearity and low harmonic distortion. According to the simulation result, the output voltage of the proposed line driver is 2Vpp at differential load of 100Ω.

Topic Category 電資學院 > 電機工程系所
工程學 > 電機工程
Reference
  1. 1. D. A. Johns and K. Martin, Analog Integrated Circuit Design, New York: Wiley, 1997.
    連結:
  2. 2. R. J. Baker, CMOS Mixed Signal Circuit Design, New York: John Wiley & Sons, 2002.
    連結:
  3. 3. M. Pelgrom, “A 50 Mhz 10-bit CMOS Digital-to-Analog Converter with 75 ohm Buffer,” IEEE International Solid-State Circuits Conference Digest of Technical Papers, February 1990, pp. 200-201.
    連結:
  4. 4. C.-H. Lin and K. Bult, “A 10-b, 500-MSample/s CMOS DAC in 0.6 mm2,” IEEE Journal of Solid-State Circuits, vol. 33, December 1998, pp. 1948-1958.
    連結:
  5. 5. Zhong Shupeng and Tan N. “A 12-bit 150-MSample/s Current-Steering DAC,” IEEE Asia Pacific Conference on Circuits and Systems, November 2008, pp. 145-148
    連結:
  6. 6. A. Cremonesi, F. Maloberti, and G. Polito, “A 100-MHz CMOS DAC for Video-graphic Systems,” IEEE Journal of Solid-State Circuits, vol. 24, no. 3, June 1989, pp. 635-639.
    連結:
  7. 7. H. Takakura, M. Yokoyama, and A. Yamaguchi, “A 10bit 80MHz Glitchless CMOS D/A Converter,” IEEE Custom Integrated Circuit Conference, May 1991, pp. 26.5/1-26.5/4.
    連結:
  8. 10. S.-Y. Chin and C.-Y. Wu, “A 10-b 125-MHz CMOS Digital-to-Analog Converter (DAC) with Threshold-voltage Compensated Current Sources,” IEEE Journal of Solid-State Circuits, vol. 29, no. 11, November 1994, pp. 1374-1380.
    連結:
  9. 11. E. Sackinger and W. Guggenbuhl, “A High-swing, High-impedance MOS Cascode Circuit,” IEEE Journal of Solid-State Circuits, vol. 25, no. 1, February 1990, pp. 289-298.
    連結:
  10. 12. Jen-Hung Chi and Shih-Hsuan Chu, “A 1.8-V 12-bit 250-MS/s 25-mW Self-calibrated DAC,” 2010 Proceedings of the ESSCIRC, September 2010, pp. 222-225.
    連結:
  11. 13. J. Deveugele, G. Van der Plas, M. Steyaert, G. Gielen, and W. Sansen, “A Gradient-error and Edge-effect Tolerant Switching Scheme for a High-accuracy DAC,” IEEE Transactions on Circuits and Systems, vol. 51, no. 1, January 2004, pp. 191-195.
    連結:
  12. 14. S. Ramasamy and B. Venkataramani, “The Design of an Area Efficient Segmented DAC,” 2010 International Conference on Signal and Image Processing (ICSIP), December 2010, pp. 15-17
    連結:
  13. 15. B. Nauta and M. B. Dijkstra, “Analog Line Driver with Adaptive Impedance Matching,” IEEE Journal of Solid-State Circuits, vol. 33, no. 12, December 1998, pp. 1992-1998.
    連結:
  14. 16. J. N. Babanezhad, “A 100-MHz, 50ohm , -45-dB Distortion, 3.3-V CMOS Line Driver for Ethernet and Fast Ethernet Networking Application,” IEEE Journal of Solid-State Circuits, vol. 34, no. 8, August 1999, pp. 1044-1049.
    連結:
  15. 17. H. Khorramabadi, “A CMOS Line Driver with 80-dB Linearity for ISDN Applications,” IEEE Journal of Solid-State Circuits, vol. 27, no. 4, April 1992, pp. 539-544.
    連結:
  16. 18. F. You, S. H. K. Embadi, and E. Sanchez-Sinencio, “Low-Voltage Class AB Buffer with Quiescent Current Control,” IEEE Journal of Solid-State Circuits, vol. 33, no. 6, June 1998, pp. 915-920.
    連結:
  17. 19. R. Mahadevan and D. Johns, “A Differential 160-MHz Self-Terminating Adaptive CMOS Line Driver,” IEEE Journal of Solid-State Circuits, vol. 35, no. 3, December 2000, pp. 1889-1894.
    連結:
  18. 20. L. Jinup, N. Sungwon, K. Kwangoh, and C. Joongho, “A 3.3-V ISDN U-Interface Line Driver With a New IQ-Control Circuit,” IEEE Journal of Solid-State Circuits, vol. 38, no. 8, August 2003, pp. 1421-1424.
    連結:
  19. 21. Seo Dongwon and G.H McAllister, “A Low-Spurious Low-Power 12-bit 160-MS/s DAC in 90-nm CMOS for Baseband Wireless Transmitter,” IEEE Journal of Solid-State Circuits, vol. 42, no. 3, March 2007, pp. 486-495.
    連結:
  20. 22. K O'Sullivan, C Gorman, M Hennessy, “A 12-bit 320-MSample/s Current-Steering CMOS D/A Converter in 0.44 mm2,” IEEE Journal of Solid-State Circuits, vol. 39, no. 7, July 2004, pp. 1064-1072.
    連結:
  21. 24. Andrew Paff, “Hybrid Fiber/Coax in the Public Telecommunications Infrastructure,” IEEE Communications Magazine, vol. 33, April 1995, pp. 40-45.
    連結:
  22. 26. George T. Hawley, “Systems Considerations for the Use of xDSL Technology for Data Access,” IEEE Communications Magazine, vol. 35, March 1997, pp. 56-60.
    連結:
  23. 30. 李南曄,適用於十億位元乙太網路系統之10位元125MHz數位發射器,碩士論文,國立台北科技大學電機工程系研究所,台北,2009。
    連結:
  24. 31. 卓儒宏,適用於VDSL之12位元數位發射器,碩士論文,國立台北科技大學電機工程系研究所,台北,2011。
    連結:
  25. 8. T. Miki, Y. Nakamura, M. Nakaya, S. Asai, Y. Akasaka, and Y. Horiba, “An 80- MHz 8-bit CMOS D/A Converter,” IEEE Journal of Solid-State Circuits, vol. 21, no. 6, November 1986, pp. 983-988.
  26. 9. J. Bastos, A. M. Marques, S. J. Steyaert, and W. Sansen, “A 12-Bit Intrinsic Accuracy High-Speed CMOS DAC,” IEEE Journal of Solid-State Circuits, vol. 33, no. 12, December 1998, pp. 1959-1969.
  27. 23. Nino Stojkovi, “ADSL Analog Front-end,” Journal of Automatika, vol. 47, 2006, pp. 59-67.
  28. 25. Jochen Maes, Mamoun Guenach, Koen Hooghe, and Michael Timmers, “Pushing the Limits of Copper: Paving the Road to FTTH,” IEEE International Conference on Communications, June 2012, pp. 3149-3153.
  29. 27. 林意屏,125 MHz 10 位元之CMOS數位發射器,碩士論文,國立交通大學電子工程學系電子研究所,新竹,1999。
  30. 28. 蔡乙仲,CMOS 125 MHz 雙絞線發射機,碩士論文,國立交通大學電子工程學系電子研究所,新竹,2002。
  31. 29. 朱陳糧,應用於IEEE 802.11a之10位元100MSs數位類比轉換器實現,碩士論文,國立交通大學電機資訊學院電機與控制學程碩士班,新竹,2005。