Reference
|
-
[1] P. R. Gray and R. G. Meyer, “Future directions in silicon IC’s for RF personal communications,” Proc. IEEE Custom Integrated Circuits Conference, pp.83-90, May 1995.
連結:
-
[2] M. Jamal Deen and Tor A. Fjeldly, “CMOS RF modeling, characterization and applications,” World Scientific, 2002.
連結:
-
[3] L. E. Larson, “Integrated circuit technology options for RF IC’s – present status and future directions,” IEEE J. Solid - State Circuits, vol. 33, pp. 387-399, March 1998.
連結:
-
[4] C. Wann, F. Assaderaghi, L. Shi, K. Chan, S. Cohen, H. Hovel, K. Jenkins, Y. Lee, D. Sadana, R. Viswanathan, S. Wind, Y. Taur, “High-performance 0.07-um CMOS with 9.5-ps Gate Delay and 150GHz fT,” IEEE Electron Device letters, vol. 18, pp.625-627, 1997.
連結:
-
[5] Y. Cheng et al., “A Physical and scalable BSIM3v3 I-V model for analog/digital circuit simulation,” IEEE Trans. Electron Device, vol. 44, pp. 277-287, Feb. 1997.
連結:
-
[8] Christian C. Enz and Y. Chang, “MOS transistor modeling for RF IC design,” IEEE Journal of Solid-State Circuits, vol. 35, Feb 2000.
連結:
-
[10] Y. Chang, C. H. Chen, C. Enz, M. Matloubian, “MOSFET modeling for RF circuit design,” Proceedings of the Second IEEE International Caracas on Devices, Circuits and Systems, pp. D23-1 to D23-8, 2000.
連結:
-
[12] Daniel P. Foty, “MOSFET modeling with SPICE principles and practice,” Prentice Hall, 1997.
連結:
-
[16] K. Cao et al., “Modeling of pocket implanted MOSFETs, and anomalous analog behavior,” Proc. IEEE International Electron Device Meeting,1999.
連結:
-
[17] Hanjin Cho and Dorothea E. Burk, “A three-Step method for the de-embedding of high-frequency S-parameter measurements,” IEEE Trans. Electron Device, Vol. 38, no. 6,pp. 1371-1384, 1991.
連結:
-
[18] D. R. Pehlke, M. Schroter, A. Burstein, M. Matloubian and M. F. Chang,“High-frequency application of MOS compact models and their development for scalable RF MOS Libraries,” Proc. IEEE Custom Integrated Circuits Conference, pp. 219-222, May 1998.
連結:
-
[20] Y. Cheng and M. Matloubian, “High frequency characteristics of gate resistance in RF MOSFETs,” IEEE Electron Device Letters, vol. 22, no. 2, pp. 98-100, 2001.
連結:
-
[21] W. Liu and M. C. Chang, “Transistor transient studies including transcapacitive current and distributive gate resistance for inverter circuits,” IEEE Trans. On Circuits and Systems I: Fundamental Theory and Applications, vol. 45, pp.416-422, 1999.
連結:
-
[23] W. Liu, R. Gharpurey, M. C. Chang, U. Erdongan, R. Aggarwal and J. P. Mattia, “R.F. MOSFET modeling accounting for distributed substrate and channel resistances with emphasis on the BSIM3v3 SPICE model,”Technical Digest of international Electron Devices Meeting, pp309-312,1997.
連結:
-
[24] Brian A. Floyd, Jesal Mehta, Carlos Gamero, and Kenneth K. O, “A 900-MHz, 0.8-µm CMOS low noise amplifier with 1.2-dB noise figure”, IEEE Custom Integrated Circuit Conference, pp.661-664, 1999.
連結:
-
[6] J. –J. Ou, X. Jin, I. Ma, C. Hu and P.Gray, “CMOS RF Modeling for GHz Communication IC’s,” Prof. of the VLSI Symposium on Technology, June 1998.
-
[7] MOS9 manual, http://www.semiconductors.philips.com/philips_models.
-
[9] Weidong Liu, Xiaodong Jin, Jeff Ou, M. Chan and Chenming Hu,“BSIM4.2.1 MOSFET Model – User’s Manual,” University of California at Berkeley, 2001.
-
[11] Thomas H. Lee, “The design of CMOS radio-frequency integrated circuits,” Cambridge, 1998.
-
[13] Thomas Gneiting, “Modeling and simulation of deep submicron MOS Transistors using the BSIM3v3 model,” Advanced Modeling Solution, pp. 3-14, July 1997.
-
[14] J. H. Huang, Z. H. Liu, M. C. Jeng, K. Hui, M. Chan, P. K. Ko and Chenming Hu, “BSIM3v3.2.2 MOSFET Model – User’s Manual,”University of California at Berkeley, 1999.
-
[15] Willian Liu, “MOSFET models for SPICE simulation, including BSIM3 and BSIM4,” John Willey & Sons, pp.399-413, 2001.
-
[19] C. Enz and Y. Cheng, “MOS transistor modeling for RF IC design,”IEEE Journal of Solid-State and Integrated Circuit Technology, pp.186-201, 2000.
-
[22] X. Jin, J. Ou, C. Chen, W. Liu, P. Gray and C. Hu, “An effective gate resistance model for CMOS RF and noise modeling,” IEEE International Electron Device Meeting, pp. 961-964, 1998.
|