利用一新式電容放大技巧之展頻時脈產生器設計與製作

郭仲宇

doi:10.6342/NTU.2009.00520

3.237.66.86，Hello！

Close
Search Quick Search Advanced Search Publication Search	Personal Service Member Login Searching History Use Bonus Card SYMSKAN
Browse Browse by University of Graduate Thesis Browse by Pinyin of Graduate Thesis Browse by Conference Proceedings Topic Browse by Conference Proceedings Publisher Browse by Pinyin of Conference Proceedings Browse by eBook Category Browse by eBook Topic Browse by eBook Publisher
Customer Services Authorize Airiti Recommend a Journal

Search Symbol (Half-width)	Description of Search Symbols
Space	"AND" indicates the intertwining of key terms used in a search
Double Quotation Marks ("") ( " " )	Double quotation marks indicate the beginning and end of a phrase, and the search will only include terms that appear in the same order of those within the quotations. Example: "image process" ： " image process "
?	Indicates a variable letter. Entering two ? will indicate two variable letters, and so on. Example: "Appl?", search results will yield apple, apply… e , appl y … ( (often used to English word searches) )
*	Indicates an unlimited number of variable letters to follow, from 1~n. Example: Enter "appl*", search results will yield apple, apples, apply, applied, application…(often used in English word searches) e , appl es , appl y , appl ied , appl ication … ( (often used to English word searches) )
AND、OR、NOT	Boolean logic combinations of key words is a skill used to expand or refine search parameters. (1) AND (1) AND: Refines search parameters (2) OR (2) OR: Expands search parameters (3) NOT: Excludes irrelevant parameters

DOI stands for Digital Object Identifier （ D igital O bject I dentifier ） ,
and is the unique identifier for objects on the internet. It can be used to create persistent link and to cite articles.

Using DOI as a persistent link

To create a persistent link, add「http://dx.doi.org/」「 http://dx.doi.org/ 」 before a DOI.
For instance, if the DOI of an article is 10.5297/ser.1201.002 , you can link persistently to the article by entering the following link in your browser: http://dx.doi.org/ 10.5297/ser.1201.002 。
The DOI link will always direct you to the most updated article page no matter how the publisher changes the document's position, avoiding errors when engaging in important research.

Cite a document with DOI

When citing references, you should also cite the DOI if the article has one. If your citation guideline does not include DOIs, you may cite the DOI link.

DOIs allow accurate citations, improve academic contents connections, and allow users to gain better experience across different platforms. Currently, there are more than 70 million DOIs registered for academic contents. If you want to understand more about DOI, please visit airiti DOI Registration （ doi.airiti.com ）。

Data Source

College of Electrical Engineering & Computer Science > Graduate Institute of Electronical Engineering
Engineering > Electrical Engineering

Bibliography Management Tool

Related Links

Report an Issue

Purchase Single Articles

Download PDF

利用一新式電容放大技巧之展頻時脈產生器設計與製作

The Design and Implementation of Spread Spectrum Clock Generators Using a Novel Capacitance Multiplication Method

郭仲宇 , Masters　　Advisor：盧奕璋　　

英文 DOI： 10.6342/NTU.2009.00520

電磁輻射干擾；展頻時脈產生器；鎖相迴路；壓控震盪器；迴路濾波器； Electromagnetic interference (EMI) ； Spread spectrum clock generator (SSCG), Phase locked loop (PLL) ； Voltage controlled oscillator (VCO) ； Low pass filter (LPF)

Abstract │ Reference (49) │ Altmetrics

Abstract 〈TOP〉

Parallel Abstract 〈TOP〉

Electronic components often generate radiated electromagnetic interference (EMI)that affects the operations of nearby components. It becomes a serious problem that faster operating speeds result in more EMI. It has been proved that the spread spectrum clocking can reduce the peak power into a controllable range, thus achieving EMI reduction effectively. A spread spectrum clock generator (SSCG) is a phase locked loop (PLL) with appropriate frequency-modulated output. One of the
implemental methods involves direct modulation of the voltage controlled oscillator (VCO) in PLL. But the
loop bandwidth should be much smaller than the modulation frequency to allow frequency variation; i.e. there should be large passive components, especially capacitors as using this method. Similarly, the small bandwidth is also required for stability when a small input reference is applied to a PLL. In this thesis, a modified dual-path loop filter is presented. This configuration can have a multiplication ratio more than n. This configuration is applied to the SSCG as well.
  Chapter 1 gives a brief summary of the PLL, including its applications, linear model, related noise source, and issues among each block.
  Chapter 2 focuses on the basic properties of SSCG, different profiles on the spectrum, timing impacts within spread spectrum, and summarizes the circuit implementation methods of the SSCG.
  Chapter 3 provides a technique for capacitance multiplication utilized in the low pass filter (LPF). We will give a detailed description and compare the proposed one with the previous work using Simulink simulator.
  In chapter 4, an SSCG with direct modulation on VCO and based on the technique mentioned in chapter 3 is presented, fabricated in 0.18-μm TSMC CMOS process. The
experimental results of this chip are also presented. The experimental results also confirm that different modulation profiles result in different EMI reduction.
  Chapter 5 implements another SSCG used for X-band application. A simple feedback compensation mechanism added in the original charge pump is presented. The
sections contain the circuit descriptions of each building block and list some cautions when layout and designing.
  We also leave some conclusions and recommendations for future work at the end of this thesis.

Reference ( 49 ) 〈TOP〉

[1] G. -Y. Tak, S.-B. Hyun, T. Y. Kang, B. G. Choi and S. S. Park, “A 6.3GHz-9GHz CMOS fast settling PLL for MB-OFDM UWB application,” IEEE J. Solid-State Circuits, vol.40, no.8, Aug, 2005, pp. 1671-1679.
連結：
[2] Y. Koo, H. Huh, Y. Cho, J. Lee, J. Park, K. Lee, D. -K. Jeong and W. Kim, ”A fully integrated CMOS frequency synthesizer with charge-averaging charge pump and dual-path loop filter for PCS and celluar CDMA wireless
連結：
[3] D. Mukherjee, J. Bhattacharjee and J. Laskar,” A differentially-tuned CMOS LC VCO for low-voltage full-rate 10 Gb/s CDR circuit,” IEEE Microwave Symposium Digest, vol. 2, June 2002, pp. 707-710.
連結：
[4] M. Ramezani, C. Andre and T. Salama,"A 10Gb/s CDR with a half-rate bang-bang phase detector,” IEEE International Symposium on Circuits and Systems, ISCAS, May 2003, pp181-184
連結：
[5] Z.O. Gursoy and Y. Leblebici,"Design and realization of a 2.4 Gbps - 3.2 Gbps clock and data recovery circuit using deep-submicron digital CMOS technology,"IEEE SOC Conference, Sept. 2003, pp. 99-102.
連結：

Altmetrics

〈TOP〉

E-mail ：

When an article is available to download, a notice will be sent to your mailbox address.

E-mail ：