具有中性點電壓平衡之二極體箝位式三階變頻器的研製

Design and Implementation of Diode-Clamped Three-Level Inverters with Neutral-Point Voltage Balance

白昇右(Sheng-Yu Pai)

指導教授 ： 賴炎生

國立臺北科技大學/電資學院/電力電子產業研發碩士專班/碩士(2007年)

https://doi.org/10.6841/NTUT.2007.00040

摘要

本論文之主要目的在於設計以及實現一具有中性點電壓平衡的二極體箝位式三階變頻器。三階變頻器之輸出電壓諧波量較二階變頻器來的低，然而，二極體箝位式三階變頻器卻存在中性點電壓平衡的問題。本文採用兩種控制方法來平衡變頻器直流鏈電容之電壓，以證明本文所採用的方法能有效平衡中性點電壓，並降低輸出波形的總諧波失真量。
本論文的模擬結果採用Matlab®/Simulink® 軟體所建立之系統做分析，實驗結果則採用數位訊號處理器板作為系統核心，來控制並驅動感應馬達。經模擬與實驗結果均證實所採用的控制方法可以有效改善二極體箝位式三階變頻器中性點電壓平衡的問題，驗證控制方法的可行性。

關鍵字

二極體箝位式三階變頻器 ； 空間向量調變 ； 中性點電壓平衡 ； 數位訊號處理器

並列摘要

The purpose of this thesis is to design and realize a diode-clamped three-level inverter with neutral-point voltage balance. The harmonic contents of output voltage of three-level inverters are less than those for two-level inverters. However, diode-clamped three-level inverter has the problem of neutral point voltage balance. This thesis uses two control methods to balance the voltage of DC-link capacitors and reduce the total harmonic distortion of output waveforms.
The simulation results are derived from Matlab®/Simulink® software. The experimental results are derived from an induction motor drive controlled by digital signal processor. It will be shown that the simulation results and experimental results confirm the performance of the control methods for neutral point voltage balance in diode-clamped three-level inverters.

並列關鍵字

Diode-Clamped Three-Level Inverters ； Space Vector Modulation ； Neutral Point Voltage Balance ； Digital Signal Processor

參考文獻

[21] 周逸凱，二極體箝位式三階變頻器的研製，碩士論文，國立台北科技大學機電整合研究所，民國九十五年七月。

[12] L. M. Tolbert, F. Z. Peng and T. G. Habetler, “Multilevel converters for large electric drives,” IEEE Trans. on Industry Application, Vol. 35, No. 1, pp. 36-44, January/February 1999.

[1] Q. Song, W. Liu, Q. Yu, X. Xie and Z. Wang, “A neutral-point potential balancing algorithm for three-level NPC inverters using analytically injected zero sequence voltage,” Proc. of IEEE APEC, Vol. 1, pp. 228-233, February 2003.

[2] K. R. M. N. Ratnayake, Y. Murai and T. Watanabe, “Novel carrier PWM scheme to control neutral point voltage fluctuation in three-level voltage source inverter,” IEEE International Conference on Power Electronics and Drive Systems, Vol.2, pp. 663-667, July 1999.

[3] J. Holtz and N. Oikonomou, “Neutral point potential balancing algorithm at low modulation index for three-level inverter medium voltage drives,” Conference Record of IEEE IAS, Vol. 2, pp. 1246-252, October 2005.