透過您的圖書館登入
IP:18.212.242.203
  • 學位論文

超低複雜度手機與高效能閉迴路多輸入多輸出通訊設計與實現

Design and Implementation of a High Performance Closed-Loop MIMO Communications with Ultra Low Complexity Handset

指導教授 : 馬席彬
若您是本文的作者,可授權文章由華藝線上圖書館中協助推廣。

摘要


在本篇論文中,主要是呈現一個超低複雜度手機與高效能閉迴路多輸入多輸出通訊的完整設計與實現,其內容包含先前相關研究的研讀,系統模擬與架構設計,以及系統晶片平台驗證與實現。 在傳統通訊系統,多輸入多輸出(multi-input multi-output, MIMO)技術已被廣泛使用於增加資料傳輸率以及提高系統效能,假使通道狀態資訊(channel state information, CSI)能夠進一步在發射端獲得,如此就可達到比傳統上有更好的效能。許多有關於閉迴路多輸入多輸出(colsed-loop MIMO)研究包括幾何平均分解法(geometric mean decomposition, GMD)的相關聯合收發機已經被討論過。根據這些經過充分研究的方法,本論文提出了一個發射天線選擇機制(Transmitter antenna selection, T-AS)應用於幾何平均分解法結合湯林森-何洛緒瑪預編碼 (Tomlinson-Harashima precoding, THP)的聯合收發機。在分時雙工(time-division duplex, TDD)系統,此架構加強一般幾何平均分解法結合湯林森-何洛緒瑪預編碼的效能並且補償了此方法在情況不佳的通道下之缺陷。對於不同發射天線選擇組態,由其訊雜比改善0.1dB所需的複雜度的分析結果,可以得知使用4x6的發射天線選擇是最好的決定。從浮點數模擬結果來看,當誤碼率為10-2,.i. i. d. 通道下,此提出的收發機有著比開放迴路的垂直-貝爾實驗室分層空實編碼好7dB的訊雜比改善。 從硬體複雜度觀點來看,提出許多修改與簡化架構來節省硬體的使用。對於聯合收發機設計來說,通道分解是最複雜的運算。為了省掉在手機端的幾何平均分解法運算,考慮了有效率的解碼矩陣量化與重建。利用一點點的頻寬,只傳送所需的解碼矩陣碼字到手機端,如此就可以簡化手機端的運算。相較於傳統的通道分解運算,此方法可節省手機端一半以上的運算複雜度。在場效可規劃邏輯陣列(FPGA)板上,收發機的最大操作時脈頻率可達到50 MHz,而對應的最大資料吞吐量可到達120 Mbps,此聯合收發機透過模擬和仿真的結果比對證明了功能的正確性。 最後,將聯合收發機置於系統晶片平台作實現,以軟硬體協同驗證的方法對所提出的架構作驗證與除錯。在驗證平台中,採用圖片檔案作為傳輸媒介。藉由系統晶片平台上的LCD螢幕,設計者可以直接在螢幕上看到在不同的通道環境中接收端解出來的結果。在系統晶片平台,收發機的最大操作時脈頻率可達到10 MHz,而對應的最大資料吞吐量可到達120 Mbps。

並列摘要


In this thesis, specification study, system simulation, architecture design and logic design along with SoC platform implementation of a high performance closed-loop MIMO communications with ultra low complexity handset is presented. In order to provide the better link quality and/or increase the transmission data rate in communications, MIMO techniques are applied in the communication systems. Recently, the channel state information (CSI) may be gathered by the transmitter itself exploiting channel reciprocity in time-division duplex (TDD) systems. It has attracted considerable attention since that can achieves better performance than conventional ones. Several types of closed-loop MIMO systems for wireless communication are discussed and the related MIMO transceiver design based on Geometric Mean Decomposition are also introduced. This thesis proposes an efficient and practicable MIMO transceiver in which transmitter antenna selection is applied to geometric mean decomposition (GMD) which is combined with Tomlinson-Harashima Precoding (THP) in TDD system. This work enhances the conventional GMD-THP and compensates the deficiency of the algorithm under ill-conditioned channel in TDD system. From the floating-point simulation results, the proposed transceiver can achieve about 7 dB SNR improvement over the open-loop VBLAST counterparts at BER=10^(-2) under i.i.d. channel. Moreover, we analyze the computation complexity with various Tx antenna selection (T-AS) configuration for 0.1dB gain improvement. From the analysis result, we can decide that 4 x 6 transmitter antenna selection is the best choose. Simulations are based on the MIMO fading channel model with white noise. The elements in the channel matrix are assumed i.i.d. complex Gaussian random variable with zero mean and variance of 0.5 per dimension. Simulations are under flat fading and quasi-stationary environment. In view of hardware complexity, some modified schemes and hardware simplifications are presented to save the VLSI design cost. In order to save the GMD computation at the handset, we also take the decoder quantization/reconstruction into consideration. Make use of a little bandwidth, we just send the needed decoder codewords to the handset. Then, it can be simple for the handset. Because of quantized decoder, we must do some modifications to GMD-THP. The proposed work can save more than 60% computational complexity at the handset compared with that of the GMD scheme is comparable to the conventional linear transceiver schemes. In the hardware design, most of all the functional block is fully implemented while except for SVD part. Since there are many approaches to the SVD and it is not our main contribution to implement it. The total equivalent gate count of proposed work at the handset is 109,101. The hardware cost of the proposed work compared to another transceiver scheme for 4 x 6 transmitter antenna selection (T-AS) can save 60%. Furthermore, if we consider the hardware cost of SVD, it can save more than 60%. The maximum operating clock rate of the transceiver can achieve about 50 MHz and the corresponding maximum throughput is 120 Mbps for 64-QAM in FPGA emulation. Finally, a MIMO joint transceiver is implemented on a SoC platform which is realized to do the hardware/software (HW/SW) co-verification strategy to debug the proposed architecture. In this thesis, which introduces the figure file to be the transmission media. Designer could verify the decoded results in various environment by liquid crystal display (LCD) panel. The maximum operating clock rate of the transceiver can achieve about 10 MHz and the corresponding maximum throughput is 16 Mbps for 16-QAM on SoC platform.

參考文獻


[1] Y. Jiang,W.W. Hager, and J. Li, “The GeometricMean Decomposition,” Linear Algebra and Its Applications, vol. 396, pp. 373–384, Feb. 2005.
[2] D. J. Love, R.W. Heath Jr.,W. Santipach, andM. L. Honig, “What is the value of limited feedback for MIMO channels,” IEEE Commun. Mag., vol. 42, no. 10, pp. 54–59, Oct. 2004.
[3] Y. Jiang, J. Li, and W. W. Hager, “Joint transceiver design for MIMO communications using geometric mean decomposition,” IEEE Trans. Signal Process., vol. 53, no. 10, pp. 3791–3803, Oct. 2005.
[4] J. L. Tzeng, C. J. Huang, H. P. Ma, and P. Ting, “A high performance low complexity joint transceiver design for MIMO communications,” in Proc. 4th China International
Conf. Commun. and Networking, Aug. 2009, pp. 1–5.

延伸閱讀