三維晶片封裝可靠度負載對於奈米元件效能影響之研究

陳建勳

3.234.221.162，Hello！

Close
Search Quick Search Advanced Search Publication Search	Personal Service Member Login Searching History Use Bonus Card SYMSKAN
Browse Browse by University of Graduate Thesis Browse by Pinyin of Graduate Thesis Browse by Conference Proceedings Topic Browse by Conference Proceedings Publisher Browse by Pinyin of Conference Proceedings Browse by eBook Category Browse by eBook Topic Browse by eBook Publisher
Customer Services Authorize Airiti Recommend a Journal

Search Symbol (Half-width)	Description of Search Symbols
Space	"AND" indicates the intertwining of key terms used in a search
Double Quotation Marks ("") ( " " )	Double quotation marks indicate the beginning and end of a phrase, and the search will only include terms that appear in the same order of those within the quotations. Example: "image process" ： " image process "
?	Indicates a variable letter. Entering two ? will indicate two variable letters, and so on. Example: "Appl?", search results will yield apple, apply… e , appl y … ( (often used to English word searches) )
*	Indicates an unlimited number of variable letters to follow, from 1~n. Example: Enter "appl*", search results will yield apple, apples, apply, applied, application…(often used in English word searches) e , appl es , appl y , appl ied , appl ication … ( (often used to English word searches) )
AND、OR、NOT	Boolean logic combinations of key words is a skill used to expand or refine search parameters. (1) AND (1) AND: Refines search parameters (2) OR (2) OR: Expands search parameters (3) NOT: Excludes irrelevant parameters

DOI stands for Digital Object Identifier （ D igital O bject I dentifier ） ,
and is the unique identifier for objects on the internet. It can be used to create persistent link and to cite articles.

Using DOI as a persistent link

To create a persistent link, add「http://dx.doi.org/」「 http://dx.doi.org/ 」 before a DOI.
For instance, if the DOI of an article is 10.5297/ser.1201.002 , you can link persistently to the article by entering the following link in your browser: http://dx.doi.org/ 10.5297/ser.1201.002 。
The DOI link will always direct you to the most updated article page no matter how the publisher changes the document's position, avoiding errors when engaging in important research.

Cite a document with DOI

When citing references, you should also cite the DOI if the article has one. If your citation guideline does not include DOIs, you may cite the DOI link.

DOIs allow accurate citations, improve academic contents connections, and allow users to gain better experience across different platforms. Currently, there are more than 70 million DOIs registered for academic contents. If you want to understand more about DOI, please visit airiti DOI Registration （ doi.airiti.com ）。

Data Source

College of Engineering > Graduate Institute of Mechanical Engineering
Engineering > Mechanical Engineering

Bibliography Management Tool

Related Links

Report an Issue

Search in Library

Full-Text will be available on 2021/07/26 Authorization notice of subscription

三維晶片封裝可靠度負載對於奈米元件效能影響之研究

Reliability loading impacts of 3D-ICs package on the influence investigation of Nanoscaled device performance.

陳建勳 , Masters　　Advisor：李昌駿　　

繁體中文

三維晶片封裝；矽穿孔；殘留應力；應變工程技術；有限元素法； 3D-ICs packaging ； Through Silicon Via (TSV) ； Residual stress ； Strain engineering technology ； Finite element method

Abstract │ Reference (44) │ Altmetrics

Abstract 〈TOP〉

Parallel Abstract 〈TOP〉

In 1971, Gordon Moore had proposed the Moore's law which predicted the developing of integrated circuit in 44 years. However, the Intel CEO Brian Krzanich has announced that the performance improvements update cycle has extend to two and half years in the near term. It means that the Moore's law for semiconductor industry is not suitable for next generation devices. When the structure geometry of planar type metal oxide semiconductor field transistor (MOSFET) cannot reduce efficiently, one way to increase the transistor density was introduced by three dimensional chips stacking technology. By using the chip stacking technology, transistor density in fixed region can be improved significantly. In three dimensional chips stacking technology, the key point of signal transmission on stacked chips is through silicon via (TSV) structure. 
In this research, the mobility gain of MOSFET which affected by TSV residual tensile stress has been discussed. TSV residual stress appeared during the TSV manufacture process. In the ideal situation, TSV has induced compressive stress which is induced by the coefficient of thermal expansion mismatch between TSV copper and silicon interposer. However in the true situation, TSV structure appeared tensile stress. The TSV residual tensile stress has been considered in this research. Strain engineering technology has been discussed in this research too. In strain engineering technology, germanium or carbon lattice is doped in the source/drain region. By the effect of lattice coefficient mismatch, SiGe or SiC lattice can induce compressive or tensile stress in silicon channel. By using strain engineering technology, MOSFET' carrier mobility has increased and enhance electronic performance. In this research, the influence of temperature loading and the influence of MOSFET position in packaging structure has be considered. Finite element method (FEM) is used to analysis MOSFET channel stress distribution in this research. Furthermore, using piezoresistive coefficient equation, MOSFET mobility gain can be calculate. 
In simulation result, TSV residual tensile stress has increased N-type MOSFET mobility gain. When TSV diameter is 30μm and TSV residual stress has 700MPa tensile stress the N-type MOSFET mobility will increase 5.4%. At the same situation, PMOSFET’s hole carrier mobility has decreased 3%. When the MOSFET position has change in another region, carrier mobility will be change；consider the MOSFET has the same residual stress effect (TSV diameter is 30μm, residual stress is 700MPa ), NMOSFET’s mobility has increased 7% and PMOSFET has decreased 25%. By the simulation result, influences of TSV residual stress and MOSFET position has discussed in this research.

Reference ( 44 ) 〈TOP〉

[1]R. A. Robison, “Moore's Law: predictor and driver of the silicon era,” World neurosurgery, vol. 78, no. 5, pp. 399-403, 2012.
連結：
[2]K. Tu, “Reliability challenges in 3D IC packaging technology,” Microelectronics Reliability, vol. 51, no. 3, pp. 517-523, 2011.
連結：
[3]J. U. Knickerbocker, C. S. Patel, P. S. Andry, C. K. Tsang, L. P. Buchwalter, E. J. Sprogis, H. Gan, R. R. Horton, R. J. Polastre, and S. L. Wright, “3-D silicon integration and silicon packaging technology using silicon through-vias,” Solid-State Circuits, IEEE Journal of, vol. 41, no. 8, pp. 1718-1725, 2006.
連結：
[5]S. C. Hong, W. G. Lee, W. J. Kim, J. H. Kim, and J. P. Jung, “Reduction of defects in TSV filled with Cu by high-speed 3-step PPR for 3D Si chip stacking,” Microelectronics Reliability, vol. 51, no. 12, pp. 2228-2235, 2011.
連結：
[7]M. Song, L. Chen, and J. A. Szpunar, “Thermomechanical Characteristics of Copper Through-Silicon via Structures,” Components, Packaging and Manufacturing Technology, IEEE Transactions on, vol. 5, no. 2, pp. 225-231, 2015.
連結：

Altmetrics

〈TOP〉

E-mail ：

When an article is available to download, a notice will be sent to your mailbox address.

E-mail ：