涵蓋實體訊號到網路系統行為層之無線網路QoS矽智財之驗證

本論文提出支援無線網路跨協定之電子系統層級驗證(Electronic System Level; ESL)，其中主要以服務品質(Quality of Service; QoS)矽智財與跨協定演算法為主要驗證標的，因此本文所謂電子系統層級，包含跨協定演算法軟體與QoS矽智財硬體電路，驗證目標是軟硬體共同設計(架構與演算法共同設計; Algorithm and Architecture Co-design; A/A Codesign)。我們設計嵌入式Linux之中介軟體(middleware)與驅動程式(Linux Driver)，用以連結網路模擬器，整合上層跨協定控制軟體與矽智財FPGA硬體雛型，形成一個跨協定ESL驗證平台(Hierarchical Cross-Layer Control ESL; HCLC ESL)，克服了傳統ESL驗證做不到的QoS、網路傳輸、實體硬體訊號與功耗之驗證。因此我們將ESL驗證向上延伸到跨協定演算法與網路通訊(networking)，向下延伸到真實硬體效能之量測。在整個驗證流程中，我們使用NS-2網路模擬器提供無線網路情境以及通訊協定，因此HCLC ESL的使用者不必另外掛載(porting)通訊協定。而利用socket將網路的狀態(例如packet delay)傳達給HCLC控制器，這些控制器中包含實現在EDA工具中之軟體控制器以及以Linux Driver驅動之FPGA硬體控制器矽智財。對於FPGA而言，當中介軟體收到NS-2的資料後，透過驅動程式觸發SoC bus的協定，將網路狀態傳送到FPGA的矽智財中，矽智財接收到網路狀態進行計算之後重新發出控制訊號，控制訊號一樣由相同路徑返回到NS2，用以改變網路狀態，完成迴授控制的一次迴路。本論文以IEEE 802.11e HCCA WLAN、IEEE 802.11e EDCA VANET、以及IEEE 802.16e Mobile WiMAX的跨協定QoS演算法與矽智財驗證作為實例，證明所提出的HCLC ESL驗證平台可適用在不同的無線網路技術。透過本論文所設計之中介軟體(middleware)與驅動程式(Linux Driver)，能快速整合跨協定控制軟體與QoS矽智財，容易進行軟硬體共同驗證以及A/A共同設計，並且達到現有ESL驗證工具做不到的Networking與Control Algorithm的驗證，而使用真實硬體FPGA也達到實體訊號品質與功率消耗之驗證。

關鍵字

嵌入式Linux驅動程式；中介軟體； AMBA ；階層式跨協定控制；矽智財

並列摘要

We propose an electronic system level (ESL) verification framework with Hierarchical Cross-Layer Control (HCLC) for wireless networking Quality of Service (QoS) Silicon Intellectual Property (SIP) verification covering physical signal to networking system behavioral levels. The primary objective of the proposed HCLC ESL verification is co-exploration of algorithm and architecture (A/A) pairs as well as software- hardware co-design. In the HCLC ESL verification platform, we design templates for middleware and Linux drivers in order to connect the network simulator, Electronic Design Automation (EDA) tools, and real Field Programmable Gate Array (FPGA). The platform extends verifications up to algorithmic and networking levels, and down to physical signal level. We use network simulator, NS-2, to provide networking scenarios and protocol stacks for wireless networking. The HCLC controllers receive network states via network socket constructed in the middleware. The HCLC controllers are distributed in software, EDA tools, and hardware SIPs in FPGA. On received data form NS-2/EDA, the middleware send network state to SIP in FPGA via Linux driver and System-on-Chip (SoC) bus protocol. After SIP finish calculating the next control according to the networking state, it uses the reverse way to return control signal to NS-2/EDA. Case studies including cross-layer QoS control algorithm for IEEE 802.11e HCCA Wireless Local Area Networks (WLAN), IEEE 802.11e EDCA Vehicular Ad hoc Networks (VANET), and IEEE 802.16e Mobile WiMAX show that the proposed HCLC ESL verification framework is generally applicable in different wireless technologies.

並列關鍵字

Embedded Linux Driver ； Middleware ； AMBA ； HCLC ； SIP

參考文獻

[5] P. Latkoski, Z. Hadzi-Velkov, B. Popovski, “Performance analysis of IEEE 802.11a WLAN in block fading channel using SDL simulation,” Proc. Int;. Conf. Telecomm. in Modern Satellite, Cable and Broadcasting Services, Sept., 2005. pp. 97- 100

[8] G.-G. Lee and M.-J Wang, et. al, “Algorithm/Architecture Co-Design of 3-D Spatio–Temporal Motion Estimation for Video Coding,” IEEE Trans. Multimedia vol. 9, no. 3, Apr. 2007, pp. 455-465.

[9] A. Ksentini, M. Naimi, and A. Guéroui, “Toward an Improvement of H.264 Video Transmission over IEEE 802.11e through a Cross-Layer Architecture,” IEEE Communications Magazine, Vol. 44, No. 1, January 2006, pp. 107-114.

[15] Chao-Lieh Chen, “IEEE 802.11e EDCA QoS Provisioning with Dynamic Fuzzy Control and Cross-Layer Interface,” the 16th International Conference on Computer Communications and Networks, Honolulu, Hawaii USA, Aug. 13 - 16, 2007, pp.766-771.

[16] Chao-Lieh Chen, Chien-Hao Lai, “Implementation and ESL Verification of New Earliest-Deadline-First Scheduler for Video Streaming over Wireless Networks,” Accepted Papers in Invited Sessions and Workshop of IIHMSP-2009, Kyoto Japan, IIHMSP-2009-IS12-02.

國際替代計量

涵蓋實體訊號到網路系統行為層之無線網路QoS矽智財之驗證

全文下載

主題瀏覽