振盪器之溫度補償設計與分析

Oscillator Design and Analysis for Temperature Compensation

林正峰(Chang-Feng Lin)

指導教授 ： 楊維斌

淡江大學/工學院/電機工程學系碩士在職專班/碩士(2009年)

https://doi.org/10.6846/TKU.2009.00174

摘要

有別於以往的複雜電路，本論文提供簡單的電路實現一穩定且具溫度補償的振盪器，其架構由一溫度及電壓補償之電流源和一環型電流控制震盪器組合而成。
在電流源部份，其利用傳統的電流源具有正電壓及正溫度的特性，加上一進階電流源，其具有負溫度系數的特性，再透過電路設計為一負電源之電流源，組合成一具有溫度及電壓補償之電流源，以台灣積體電路公司0.35μm製程實現一定電流源，模擬結果溫度於-40度到85度，其電流變化為±99.2 ppm/℃，電壓於2.5伏特到3.8伏特，其電流變化為±2 %。
環型電流控制震盪器部分，其架構是由五級的反向器組合而成，其中延遲的時間由MOS中的寄生電容以及定電流源的電流產生，本篇論文將輸出頻率設計在4MHz，此頻率可應用在一般IC內部震盪頻率，再將其除頻後可作為時間計數用，之所以沒有設計更高頻的原因是考慮到電源消耗的問題。

關鍵字

振盪器 ； 溫度補償

並列摘要

This paper presents a simple oscillator with temperature compensation which is different from the other complex circuit. The oscillator is composed of ring oscillator and current reference which works with power supply and temperature compensation.
In current reference circuit, the traditional current reference circuit is utilized to exhibit positive supply voltage and positive temperature coefficient. And the advance current reference circuit is utilized to exhibit negative supply voltage and temperature coefficient. By combining these two components with adding operation, the output current will eliminate the variation of supply voltage and temperature. The current reference simulate with 0.35μm standard CMOS process. Simulated results shows that the variation is roughly ±2% with a supply voltage range from 2.5 V to 3.8 V and the temperature variation is roughly ±99.2ppm/ ℃ over a temperature range from -40 ℃ to 85℃.
In ring oscillator, a five-stage inverter is utilized. The time delay produced by the circuit which is given by the total parasitical capacitance seen at the output of each stage. The output frequency of this study is 4MHz, which can be used in IC with frequency divider. Due to a limited power consumption, the output frequency can not be increased.

並列關鍵字

Oscillator ； temperature compensation

參考文獻

[1] B. Razavi, “Design of Analog CMOS Integrated Circuits”, McGraw-Hill, 2001.

[2]S. J. Lee, “A novel high-speed ring oscillator for multiphase clock generation using negative skewed delay scheme”, IEEE Trans. Solid-State Circuit, vol. 32, No. 2, Feb. 1997.

[3] B. Razavi, “A study of phase noise in CMOS oscillators”, IEEE Trans. Solid-State Circuit, vol. 31, Issue 3, March 1996, pp. 331 – 343.

[6] R. F. Pierret, “Semiconductor Device Fundamentals”, Reading, MA:Addison-Wesley, 1996.

[7] P. E. Allen and D. Holberg, “CMOS Analog Circuit Design”, New York: Oxford Univ. Press, 2002.