摘要
系統單晶片設計最大的技術挑戰之一，在於如何降低系統功率消耗，過高的功率消耗會影響系統效能與可靠度。當電晶體操作在接近臨界電壓時，藉由貫通電流減少與操作電壓的下降，可以同時降低電路動態與靜態功率消耗；而此低電壓、低頻率的系統用於不需要即時高速運算的情境，更能凸顯其節能省電的特性。本文章主要內容是介紹以65奈米超低電壓數位標準元件庫所開發的一個低功耗32位元微處理器－SPARK，實做驗證具低操作電壓特色之微處理器系統，並探索此系統之功耗效益。實驗數據資料顯示，SPARK微處理器工作電壓在0.4伏特／5.5MHz，功耗性能比為34.91μW／MHz；當系統操作頻率設定在1MHz時，與操作電壓在1.2伏特相比，0.4伏特操作電壓可以延長6倍電池的使用時間。
並列摘要
How to reduce power consumption is a real challenge on SoC design. Huge energy dissipation affects system performance and reliability. By making CMOS transistors operate at near-threshold voltage, both dynamic and static power are reduced to lower levels due to the decrease of shoot-through current and minimized supply voltage. For application scenarios without high computational requirements, low-voltage low-frequency systems manifest their energy-saving characteristics. In this paper, we develop a low-power consumption 32-bit microprocessor, SPARK, with a 65nm LP process and ultra-low voltage digital standard cell library to implement a microprocessor system for the exploration of its power consumption efficiency. According to the experimental results, the best power performance ratio of SPARK is 34.91μW/MHz. When the system operating frequency is fixed at 1MHz, the battery life extends 6 times longer when the operating voltage changes from 1.2V to 0.4V.
延伸閱讀
- 邱威豪、葉重廷、林浩仁（2008）。低功率之高效能動態邏輯電路設計。科學與工程技術期刊，4(1)，11-17。https://doi.org/10.7117/JSET.200803.0011
- 陳靜惠（2011）。低電磁干擾之高效率脈波寬度調變穩壓器設計〔碩士論文，國立臺北大學〕。華藝線上圖書館。https://www.airitilibrary.com/Article/Detail?DocID=U0023-0709201115535100
- Huang, H. Y. (2007). 架構於低傳輸交換之低功率晶片網路架構 [master's thesis, National Taiwan University]. Airiti Library. https://doi.org/10.6342/NTU.2007.00495
- 黃國禎（2005）。Design of a Series-type Dynamic Voltage Regulator for an Unbalanced Power System〔碩士論文，國立臺灣大學〕。華藝線上圖書館。https://doi.org/10.6342/NTU.2005.00255
- Hung, S. H. (2011). A 12Gb/s AC Coupled Chip-to-Chip Receiver [master's thesis, National Taiwan University]. Airiti Library. https://doi.org/10.6342/NTU.2011.02291