透過您的圖書館登入
IP:3.22.77.149
  • 期刊

System-level Communication Synthesis and Dependability Improvements for Network-on-Chip Based Systems

Süsteemitaseme kommunikatsiooni süntees ja usaldusväärsuse parendamine kiipvõrkudel põhinevates süsteemides

並列摘要


Technology scaling into subnanometer range will create process variations that have impact on the overall manufacturing yield and quality. Smaller feature sizes permit to pack more functionality into a single chip. Increasing variability, complexity and communication bandwidth requirements will make the System-on-Chip designer's goal, to design a fault-free system, a very difficult task. Shift from traditional bus-based systems to networked systems solves several design problems but requires more focus on communication modelling. In this work we propose a system-level approach for communication modelling and synthesis. It makes possible to calculate precise communication delays that can be taken into account during application scheduling to avoid network congestions. We present a possible application of the proposed framework for scheduling fault-tolerant applications on non-reliable network.

延伸閱讀