透過您的圖書館登入
IP:18.216.32.116

並列摘要


In this paper, a lightweight hybrid fault tolerant approach for AES, which is based on the integration of the algorithm based fault tolerant (ABFT) technique and the fault tolerant technique for s-box byte substitution operation is proposed. Two versions of scheme are presented to satisfy different application requirements. The first general version scheme can detect single error for the whole AES process with high efficiency. Another run-time version scheme is used to immediately terminate the error round with no time delay and no computation wasted on the rest rounds for propagating errors. Utilizing the ready-made arithmetic units in AES, single error can be detected by the sender and prevent the misdirected information from sending out. The results of the hardware FPGA implementation and simulation show that the proposed scheme can be integrated both on software and hardware without making many changes to the original AES implementation.

被引用紀錄


Lai, C. H. (2010). 公平交換數位文件技術之研究 [doctoral dissertation, Tamkang University]. Airiti Library. https://doi.org/10.6846/TKU.2010.00425
Huang, X. C. (2008). On Optimal Constructions of 2-to-1 FIFO Multiplexers With a Limited Number of Recirculations [master's thesis, National Tsing Hua University]. Airiti Library. https://doi.org/10.6843/NTHU.2008.00668
Huang, C. C. (2012). 歐幾理得空間下空間查詢之研究 [doctoral dissertation, National Chiao Tung University]. Airiti Library. https://doi.org/10.6842/NCTU.2012.00626
吳寰宇(2010)。塑性鈣矽鋅骨混凝填補材之研究〔碩士論文,國立臺北科技大學〕。華藝線上圖書館。https://doi.org/10.6841/NTUT.2010.00322
黃少村(2011)。二次跳躍改良人工蜂群演算法〔碩士論文,中原大學〕。華藝線上圖書館。https://doi.org/10.6840/cycu201100809

延伸閱讀