An Integrated Hardware Array for Very High Speed Logic Simulation

KANG, S., HUR, Y., & SZYGENDA, S. A. (1996). A Hardware Accelerator for Fault Simulation Utilizing a Reconfigurable Array Architecture. VLSI Design, 1996(), 119-133. https://doi.org/10.1155/1996/60318
Fan, Y. H. (2009). Hardware-Software Partitioning Methodology for Embedded Multiprocessor Systems [doctoral dissertation, National Taipei University of Technology]. Airiti Library. https://doi.org/10.6841/NTUT.2009.00160
Lin, J. W. (2009). Hardware-Assisted Performance/Energy Evaluation Tool for Multi-core Embedded System [master's thesis, National Chiao Tung University]. Airiti Library. https://doi.org/10.6842/NCTU.2009.00924
周寶華、胡永柟、鍾翼能、周政南、劉婉君（2001）。Research on the Reverse Engineering of Programmable Array Logic Devices。大葉學報，10(1)，77-86。https://doi.org/10.7119/JDYU.200106.0077
Huang, S. N. (2021). Hardware Implementation of High Efficiency Memory Controller Applied to High Bandwidth Memory [master's thesis, National Taiwan University]. Airiti Library. https://doi.org/10.6342/NTU202104536