Area and Power Modeling for Networks-on-Chip with Layout Awareness

林楨家、馮正民（2001）。A Bi-Level Programming Model for Land Use-Network Design。運輸計劃季刊，30(4)，733-761。https://doi.org/10.6402/TPJ.200112.0733
Wang, F., Tang, X., & Xing, Z. (2015). Applying Partial Power-Gating to Direction-Sliced Network-on-Chip. Journal of Electrical and Computer Engineering, 2015(), 658-673. https://doi.org/10.1155/2015/862387
Liu, H. Y. (2010). Application Behavior-aware Flow Control in Network-on-Chip [master's thesis, National Tsing Hua University]. Airiti Library. https://doi.org/10.6843/NTHU.2010.00468
Shen, J. S. (2013). Learning-Based Reconfiguration of Network-on-Chip for Varying Processing Requirements [doctoral dissertation, National Chung Cheng University]. Airiti Library. https://www.airitilibrary.com/Article/Detail?DocID=U0033-2110201613545153
Wei, X., & Wu, H. (2017). Interference Analysis and Simulation for Moving Network. 電腦學刊, 28(5), 190-201. https://doi.org/10.3966/199115992017102805017