An Efficient VLSI Linear Array for DCT/IDCT Using Subband Decomposition Algorithm

MASUPE, S., & ARSLAN, T. (2000). Low Power VLSI Implementation of the DCT on Single Multiplier DSP Processors. VLSI Design, 2000(), 397-403. https://doi.org/10.1155/2000/34760
NAJAFI, A., BOROUJENY, B. F., & SAMUDRA, G. S. (1998). A VLSI Design for Implementation of Transform Domain Adaptive Filters. VLSI Design, 1998(), 119-133. https://doi.org/10.1155/1999/87231
Yang, C. W. (2005). Design and Implementation of VLSI Cell Library for Self-timed Systems [master's thesis, Tatung University]. Airiti Library. https://www.airitilibrary.com/Article/Detail?DocID=U0081-0607200917234624
Chen, P. L. (2004). Design and Implementation of Highly Efficient VLSI Architecture for the 2-D Discrete Wavelet Transform [master's thesis, Tatung University]. Airiti Library. https://www.airitilibrary.com/Article/Detail?DocID=U0081-0607200917233461
何文泉、張雍明、陳元賀（2014）。High-Throughput Rate FFT VLSI Implementation on Linear Array Based Design。先進工程學刊，9(2)，87-92。https://www.airitilibrary.com/Article/Detail?DocID=a0000255-201404-201405090006-201405090006-87-92