透過您的圖書館登入
IP:3.15.229.113
  • 學位論文

內建特徵化一位元管線式類比數位轉換器的方法

A Built-In Characterization Technique for 1-Bit/Stage Pipelined ADC

指導教授 : 黃俊郎

摘要


本文提供一種對一位元管線式類比數位轉換器 ( Analog to Digital Converter ) 自我特徵化 ( self-characterization ) 的方法, 這個方法可以將轉換器每一級的電容不匹配比值和比較器的補償電壓這兩種主要的非理想參數數值化。 藉由加入本文所提出的測試電路把鄰近的兩級電路形成一個迴路, 接下來使用直流電壓作為輸入電壓並執行迴路測試 ( loop test ) , 然後記錄從開始測試到比較器狀態改變的時間長度, 最後透過該時間長度、自訂的輸入電壓和截止電壓推導出非理想參數。 本文使用數值模擬的方式去驗證該方法的正確性和精確度。

並列摘要


In this thesis, we present, for the 1-bit/stage pipelined Analog to Digital Converter, a self-characterization technique that quantifies the per-stage capacitor ratio and comparator offset—the two main nonlinearity sources. In the proposed loop test, two adjacent pipelined stages are reconfigured to form a loop. Then, DC test stimuli are applied. The capacitor ratio and comparator offset of the stage under test are derived from the recorded output sequences. Numerical simulations are performed to validate the proposed technique and its accuracy.

參考文獻


[1] H.-M. Chang, J.-L. Huang, D.-M. Kwai, K.-T. Cheng, and C.-W. Wu, “An error tolerance scheme for 3D CMOS imagers,” in Design Automation Conference, 2010, pp. 917–922.
[2] X.-L. Huang, P.-Y. Kang, J.-L. Huang, Y.-F. Chou, Y.-P. Lee, and D.-M. Kwai, “A pre- and post-bond self-testing and calibration methodology for SAR ADC array in 3-D CMOS imager,” in European Test Symposium, 2011, pp. 23–27.
[3] Y. Chiu, P. R. Gray, and B. Nikolic, “A 14-b 12-ms/s cmos pipeline adc with over 100-db sfdr,” IEEE Journal of Solid-State Circuits, vol. 39, no. 12, pp. 2139–2151, December 2004.
[4] B.-S. Song, M. Tompsett, and K. Lakshmikumar, “A 12-bit 1-Msample/s capacitor error-averaging pipelined A/D converter,” IEEE Journal of Solid-State Circuits, vol. 23, no. 6, pp. 1324–1333, December 1988.
[5] J. Goes, J. Vital, and J. Franca, “An analogue self-calibration technique for high-resolution video-rate pipelined A/D converters,” in Midwest Symposium on Circuits and Systems, 1995, pp. 740–743.

延伸閱讀