以開迴路放大器建構之高速管線式類比數位轉換器設計

Design of A High-Speed Pipelined A/D Converter with Open-Loop Amplifiers

沈鼎嵐(Ding-Lan Shen)

指導教授 ： 李泰成

國立臺灣大學/電機資訊學院/電子工程學研究所/博士(2007年)

https://doi.org/10.6342/NTU.2007.10041

摘要

類比數位轉換器是連接真實世界與離散運算領域的關鍵元件。高速且低解析度的類比數位轉換器被廣泛地應用在高效能串列傳輸系統的前端部分。在本論文中提出以開迴路放大器取代管線式類比數位轉換器中的閉迴路放大器以突破管線式架構的速度限制。所設計的六位元800MS/s管線式類比數位轉換器其SNDR及SFDR的效能可分別達到33.7dB及47.5dB。在放大增益級採用電壓模式的開迴路放大器、使用全面增益控制電路、以及應用兩條路徑相互交錯的架構，使得所設計的管線式類比數位轉換器大幅地降低了在速度及功率上取捨的嚴苛要求。此管線式類比數位轉換器採用0.18微米CMOS製程製作，在電源電壓為1.8伏特的情況下所消耗的功率為105毫瓦，而電路所佔的有效面積僅為0.5平方毫米。最後應用所發展的具數位背景校正之線性近似技術以增進使用開迴路放大器建構的管線式類比數位轉換器之解析度。

關鍵字

類比數位轉換 ； 管線式類比數位轉換器 ； 積體電路 ； 開迴路放大器 ； 增益控制 ； 數位背景校正

並列摘要

Analog-to-Digital Converters (ADCs) are the key components which connect the real world with the discrete-computation fields. High-speed and low-resolution ADCs are wildly applied at the front end of high-performance serial-link systems. In this dissertation, replacing open-loop amplifiers with closed-loop amplifiers in the pipelined ADC are proposed to break through the speed limitation of pipelined architecture. The designed 6-b 800-MS/s pipelined A/D converter achieves SNDR and SFDR of 33.7dB and 47.5dB, respectively. Employing voltage-mode open-loop amplifiers in gain stages, global-gain control techniques, and two-bank-interleaved architecture, the proposed pipelined A/D converter relaxes stringent design trade-offs between speed and power. Fabricated in a 0.18-um CMOS technology, the ADC consumes 105mW from a 1.8-V power supply while the active area is only 0.5mm2. The linear approximation technique of the digital background calibration is proposed to enhance the resolution of the pipelined ADC with open-loop amplifiers in the end.

並列關鍵字

Analog-digital conversion ； pipelined A/D converters ； integrated circuits ； open-loop amplifiers ； gain control ； digital background calibration

參考文獻

[1] A. Varzaghani and C.-K. K. Yang, “A 600MS/s, 5-bit pipelined analog-todigital converter for serial-link applications,” in Symposium on VLSI Circuits, Honolulu, Jun. 2004, pp. 276–279.

[2] M. Choi and A. A. Abidi, “A 6-bit 1.3-Gsample/s A/D converter in 0.35μm CMOS,” IEEE J. Solid-State Circuits, vol. 36, pp. 1847–1857, Dec. 2001.

[3] X. Jiang and M.-C. Frank, “A 1-GHz signal bandwidth 6-bit CMOS ADC with power-efficient averaging,” IEEE J. Solid-State Circuits, vol. 40, pp. 532–535, Feb. 2005.

[4] B.Murmann and B. E. Boser, “A 12-bit 75-MS/s pipelined ADC using openloop residue amplification,” IEEE J. Solid-State Circuits, vol. 38, pp. 2040–2050, Dec. 2003.

[7] D. Draxelmayr, “A 6b 600MHz 10mW ADC array in digital 90nm CMOS,” in ISSCC Digest of Technical Papers, Feb. 2004, pp. 264–265.