透過您的圖書館登入
IP:52.14.85.76
  • 學位論文

利用原子層沉積技術成長氧化層並製作免轉印上閘極石墨烯及二硫化鉬電晶體

Graphene and MoS2 Transferring-Free Top-Gated Transistors with Dielectric Layers Fabricated by Using the Atomic Layer Deposition

指導教授 : 吳肇欣
共同指導教授 : 林時彥(Shih-Yen Lin)
若您是本文的作者,可授權文章由華藝線上圖書館中協助推廣。

摘要


本篇論文著重在於二維材料中石墨烯及二硫化鉬免除轉印製程的上閘極電晶體的製作,由於氧化層的成長對於上閘極電晶體的特性極為重要,所以我們先最佳化了以原子層沉積技術成長高介電係數三氧化二鋁於石墨烯的成長參數,接著將其應用至二硫化鉬上閘極電晶體。此外,本論文也藉由下閘極電晶體開始,最終製成雙閘極結構的電晶體來探討氧化層對於下閘極電晶體的影響以及比較上閘極及下閘極電晶體之元件特性差別。 本論文可分為兩大部份,第一部分為免轉印石墨烯上閘極電晶體的製作,首先藉由不同成長參數的探討找出最佳原子層沉積條件,其中使用最佳條件製得的上閘極石墨烯電晶體具有15.4 cm2V-1s-1之電洞遷移率以及13.6 cm2V-1s-1之電子遷移率,此外其電流滯後現象少於2 V以及擁有在0 V之狄拉克點。雙閘極電晶體亦製作用來比較上閘極與下閘極電晶體的差異,其中我們發現下閘極電晶體在原子層沉積氧化層後,元件特性大幅提升,電洞遷移率由660 cm2V-1s-1提升至993 cm2V-1s-1而電子遷移率也由469 cm2V-1s-1 提升至911 cm2V-1s-1,推測應是肇因於此氧化層有保護石墨烯免於環境污染的功效,而當雙閘極電晶體的上閘極電極製作上去後,上及下閘極之元件特性皆變差,推測氧化層因為電子束蒸鍍之熱能而損壞,以及氧化層中的氧原子藉由熱能與石墨烯形成氧化石墨烯而造成載子遷移率下降。 第二部分中我們將原子層沉積氧化層於石墨烯上的技術應用至二硫化鉬並且成功製造出上閘極二硫化鉬電晶體,其電子遷移率為0.13 cm2V-1s-1。在二硫化鉬薄膜轉印至二氧化矽/矽基板後,二硫化鉬雙閘極電晶體亦被製作用來比較上下閘極的差異。下閘極電晶體在原子層沉積氧化層後,元件特性大幅提升的現象亦被觀察到,電子遷移率由0.0097 cm2V-1s-1提升至0.045 cm2V-1s-1,接著進行上閘極金屬蒸鍍製程做成雙閘極電晶體,發現下閘極電晶體的電子遷移率顯著上升,我們推測乃因鍍金屬時的熱能使得氧化層中的氧原子與二硫化鉬形成導電度較佳的氧化鉬,因而提升載子遷移律。由載子遷移率可觀察需轉印之上閘極二硫化鉬電晶體的部分較免轉印的二硫化鉬電晶體低,由此可知免轉印電晶體可免於轉印時造成的污染而有著更加的電晶體表現。

並列摘要


In this thesis, we focus on the fabrication of transferring-free top-gated transistors using two-dimensional material: graphene and MoS2 as the channel. The growth of top-gate dielectric is critical in the fabrication process. Therefore, we have optimized the growth conditions of high-k Al2O3 on graphene by the atomic layer deposition technique (ALD). Then, this technique is also applied to top-gated MoS2 transistors. Additionally, a sequential investigation of dual-gated transistor is carried out to investigate the influence of the top dielectric layer to bottom-gated transistors and the difference between top- and bottom-gated transistors. This thesis is divided into two parts. The first part is the fabrication of transferring-free graphene transistors. The ALD growth recipe is first investigated. The best recipe is applied to fabricate the transferring-free graphene transistor. The device shows an hole mobility of 15.4 cm2V-1s-1 and electron mobility of 13.6 cm2V-1s-1 with a hysteresis less than 2 V and a Dirac point at 0 V. Then, the dual-gated graphene transistor is made to investigate the difference between top- and bottom-gated transistors. The performance enhancement is found right after the oxide deposition on bottom-gated transistor, showing the increment of hole mobility 660 cm2V-1s-1to 993 cm2V-1s-1from and electron mobility from 469 cm2V-1s-1 to 911 cm2V-1s-1. We believe that the oxide layer acts as a passivation layer to prevent contaminations from the environment to the graphene channel. However, after the top-gate metal is deposited, the performance of both top- and bottom- gated transistors are degraded. We believe that the heat introduced during e-beam evaporation is responsible for the degradation, which enables graphene to interact with the oxygen atom of the Al2O3 layer and form graphene oxide. In this case, lower conductivity than graphene and thus decreased mobility are observed for the device. In the second part, the oxide growth technique using ALD is applied to the fabrication of transferring-free top-gated MoS2 transistor. The electron mobility is 0.13 cm2V-1s-1. Dual-gated MoS2 structure is also made to compare top-gated transistor with bottom-gated transistor after the MoS2 film transferred to a SiO2/Si substrate. The performance enhancement of bottom-gated transistor is also observed after the oxide is grown on bottom-gated transistor, the mobility values increase from 0.0097 to 0.045 cm2V-1s-1. However, after the top-gate metal is deposited, the performance of bottom-gated transistors is even further improved. We believe that the heat introduced during the metal deposition is responsible for the improved performance, which would enable MoS2 to interact with the oxygen atom of the Al2O3 layer and form Mo oxides. The higher conductivity of the material will induce the mobility value enhancement. On the other hand, the top-gated transistor has worse performance comparing with transferring-free top-gated transistor. This difference further proves the advantage of transferring-free process that avoids the contamination during transfer process.

參考文獻


[1] International Technology Roadmap for Semiconductors 2013 Edition Executive Summary, p. 17
[3] J. Hass, W. A. de Heer and E. H. Conrad, “The growth and morphology of epitaxial multilayer graphene,” J. Phys.: Condens. Matter, 20, 323202 (2008)
[4] P. R. Wallace, “The band theory of graphite,” Phys. Rev., 71, 622 (1947)
[5] Z. H. Ni, H. M. Wang, J. Kasim, H. M. Fan, T. Yu, Y. H. Wu, Y. P. Feng, and Z. X. Shen, “Graphene Thickness Determination Using Reflection and Contrast Spectroscopy,” Nano Lett., 7, 2758 (2007)
[7] X. Li, G. Zhang, X. Bai, X. Sun, X. Wang, E. Wang & H. Dai, “Highly conducting graphene sheets and Langmuir–Blodgett films,” Nature Nanotechnology, 3, 538 (2008)

延伸閱讀