應用於軟體方法在線測試之原始碼轉換

Source Code Transformation for Software-Based On-Line Testing

蔡宗諺(Tsung-Yen Tsai)

指導教授 ： 黃俊郎

國立臺灣大學/電機資訊學院/電機工程學研究所/碩士(2016年)

https://doi.org/10.6342/NTU201603730

摘要

應用程式碼轉換的在線測試(on-line testing)技術能彌補掃描測試(scan-based testing)的缺點，同時亦能在應用在客戶使用時期提升硬體可靠度。我們討論了程式碼轉換於在線測試的應用，接著，基於先前研究我們發展出了一套新的轉換法則(rule)。比起先前技術，這些法則涵蓋更多的語法類型與覆蓋更多的迴圈內的述句(statement)。
我們實現自動原始碼轉換工具且轉換了基準程式(benchmark program)來驗證這些法則的可實現性。並且我們做了單一位元翻轉(single bit-flip)錯誤模擬實驗來評估轉換後程式的錯誤偵測能力。實驗結果指出，對於作業系統無法偵測的錯誤，轉換後程式有75.6%的錯誤涵蓋率；而對於作業系統能偵測的錯誤，涵蓋率則是12.3%。

關鍵字

程式碼轉換 ； 在線測試 ； 基於軟體方法測試 ； 可靠性 ； 積體電路測試

並列摘要

The code-transformation-based on-line testing techniques can make up the shortages of scan-based testing and can be applied to increase the in-field reliability. We discuss the applications of transformation on on-line testing. Furthermore, we develop a new transformation rule set based on the previous works. These rules cover more syntax and provide better coverage of statements in loops compared to the previous work.
We implement the automatic source code transformation tool and transform the benchmark programs to validate the feasibility of the rules. In addition, we conduct single-bit flip fault simulations to evaluate the detectability of the transformed programs. The results show that the fault coverage is 75.6% for faults which the OS cannot detect; for OS detectable faults, the fault coverage is 12.3%.

並列關鍵字

Code Transformation ； On-line Testing ； Software-based Testing ； Reliability ； VLSI Testing

參考文獻

[1] J. Geuzebroek, E. J. Marinissen, A. Majhi, A. Glowatz and F. Hapke, "Embedded multi-detect ATPG and Its Effect on the Detection of Unmodeled Defects," in IEEE International Test Conference, 2007, pp. 1-10.

[2] J. Li, Q. Xu, Y. Hu and X. Li, "X-Filling for Simultaneous Shift- and Capture-Power Reduction in At-Speed Scan-Based Testing," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, July 2010, vol. 18, no. 7, pp. 1081-1092.

[3] P. Girard, N. Nicolici, and X. Wen, Eds., Power-Aware Testing and Test Strategies for Low Power Devices, Springer, 2009.

[5] J. Ma, J. Lee, and M. Tehranipoor, "Layout-aware pattern generation for maximizing supply noise effects on critical paths," in Proceedings of IEEE VLSI Test Symposium, 2009, pp. 221–226.

[6] S. Borkar, "Designing reliable systems from unreliable components: the challenges of transistor variability and degradation," in IEEE Micro, 2005, vol. 25, no. 6, pp. 10-16.