透過您的圖書館登入
IP:18.224.45.217
  • 學位論文

具區塊記憶之LDPC編碼

LDPC Coding with Inter-block Memories

指導教授 : 林茂昭

摘要


根據以往之研究,我們知道迴旋碼 (Convolutional code) 跟隨延遲處理器 (A delay processor) 及信號點對應器 (A Signal mapper) 的組合能建構出具有大自由距離的迴旋碼。所以很自然的把延遲處理器及信號點對應器的組合應用到低密度同位檢查 (Low-density parity check, LDPC) 碼上試圖達到更大的自由距離。 根據我們提出的架構,我們設計一個兩層的延遲處理器及兩種不同的解碼方法,分別是介紹在4.2節的原始解碼器 (Original decoder) 及5.1節的遞迴解碼器 (Iterative decoder)。模擬結果顯示使用原始解碼器去解兩層的延遲處理器,其結果從中到高訊雜比效能皆不錯,但是在訊雜比低時,會有錯誤蔓延 (Error Propagation) 的問題產生而導致效能很差。因此我們提出遞迴解碼器去解決此問題,而模擬的結果顯示使用遞迴解碼器不但能改善錯誤率從中到高訊雜比,而且於低訊雜比的部分也能有改善

並列摘要


As indicated in [12], we observe that a delay processor and a signal mapper following the encoder of a convolutional code C can result in a convolutional code C of large free distances. It is natural to consider once again applying a delay processor and a signal mapper to the output of the low-density parity check (LDPC) code to achieve large free distance. With the proposed scheme, we show a design for a 2-level delay processor. And we proposed two decoding methods, ”original decoder” and ”iterative decoder”, in sec. 4.2 and sec. 5.1, respectively. Simulation results show that the performance of a 2-level delay processor with original decoder is good at moderate to high SNRs, but poor at low SNR owing to the problem of the error propagation. To overcome this problem, iterative decoder was proposed. Simulation results show that the performance of a 2-level delay processor with iterative decoder is good not only at moderate to high SNR, but also at low SNR.

並列關鍵字

LDPC Delay processor Iterative decoder

參考文獻


[1] R. Gallager, ”Low-density parity-check codes”, Cambridge, MA: MIT Press, 1963.
[2] R. M. Tanner, ”A recursive approah to low complexity codes”, IEEE Tans. Information
[3] M. Luby, M. Mitzenmacher, A. Shokrollahi, and D. Spielman, ”Analysis of low density
codes and improved designs using irregular graphs”, in Proc. 30th Annu. ACM Symp.
Theory of Computing, 1998, pp.249-258.

延伸閱讀


國際替代計量