- 學位論文
運用六標準差設計於內埋式線路晶圓封裝載板開發之研究
Applying Design for Six-Sigma Method to the Development of Embedded Trace IC Package Substrate Case Study
摘要
六標準差方法的相關發展與運用，已在世界各大企業推展已久，除了提供企業一系列有效率的流程改善手法，提昇企業競爭力外，也成為企業追求卓越的經營模式。本研究採新產品開發個案的研究模式，以電子業的新產品開發過程，來印證六標準差設計中 DIMDOV (Define, Identify, Measure, Design, Optima, Verify) 程序，對新產品開發的效率與成效所造成的影響。 本研究從客戶需求VOC開始，結合 SIPOC (供應商- supplier，投入- Inputs，製程- Process，產出- Outputs，顧客- Customer) Model 的分析，逐步確認關鍵品質項目 CTQs ，再搭配生產流程的分析與品質手法的運用，判斷出關鍵流程 CTPs，輔以量測系統分析 Gauge R R確認量儀與監控方式的精確性後，以實驗計劃法 DOE確認關鍵因子並予以最佳化確認，最後再輔以失效模式效應分析 FMEA確認開發成果的風險度，而完成本研究的新產品開發，進而探討六標準差設計應用於新產品開發的差異。 研究結果顯示：DIMDOV 六標準差設計的手法，能於3個月的時間內，有效率的將產品流程改造，以最適化的流程與參數，選擇最適合此產品的材料與設備，將良率提昇到可量產合理良率70%以上，大幅降低新產品開發上市週期。驗證了六標準差設計的 DIMDOV 程序，能在新產品開發專案上，以循序漸進的方法，迅速且徹底的進行流程與參數的最佳化，提昇開發效率，對於日異競爭的電子相關產業，將可以有效提昇企業對新市場的擴展，確保企業競爭力。
並列摘要
The development and implement of Six Sigma has been executed in enterprise for a long time. It has not only provided a set of efficient process improvement method but also enhanced competitiveness for enterprise. Now, it has become a business strategy for enterprise to seek for excellence on management. The research adopts for new products development project, to verify how DIMDOV procedure of DFSS affects on new products development in electronic industry. This research starts from voice of customer (VOC). With the analysis of SIOOC Model, Critical To Quality, CTQs, step by step. With process analysis Quality Control method, also have identified Critical To Process CTPs complied. By using Gauge R R analysis, to make sure the measure instruments and metrodology with good accuracy. And also applied DOE to further confirm the optimization of major factors. Finally, the research is finished by adopting Failure Mode Effect Analysis, FMEA, to assess the risk level of new process and to prove how the influence of DFSS applies to the process of new product development project. The research indicates that DIMDOV procedure is capable of improving process development in three months. By using optimized parameters, material, and equipment, the yield has been raised to 70% , reasonalble for Mass Production. It can help enterprise to improve the efficiency of new product development project through using step by step method. Enhance the speed of new market expansion and keep the competitiveness for enterprise.
參考文獻
延伸閱讀
- 王燕秋（2008）。應用六標準差之方法於半導體產業砷化鎵六吋晶圓-業務行政部門之訂單流程改善〔碩士論文，國立中央大學〕。華藝線上圖書館。https://www.airitilibrary.com/Article/Detail?DocID=U0031-0207200917355647
- 謝忠祐、林文燦、張葦任、陳毓正（2008）。應用六標準差構建半導體濕製程熱交換器之研究。載於國立勤益科技大學管理學院（主編），管理學術研討會（頁471-476）。國立勤益科技大學管理學院。https://doi.org/10.29893/NCUTMAN.200806.0471
- 楊長林、黃榮華、邱垂康（2009）。應用六標準差技術提昇印刷電路板鑽孔製程能力之研究。品質學報，16(1)，23-42。https://www.airitilibrary.com/Article/Detail?DocID=10220690-200902-16-1-23-42-a
- 陳峯杰（2021）。整合同步工程與六標準差設計開發晶片測試探針-以高頻測試探針為例〔碩士論文，國立清華大學〕。華藝線上圖書館。https://www.airitilibrary.com/Article/Detail?DocID=U0016-0209202114080611
- 王彥仁（2009）。A Study on the Structural Analysis and Testing of Embedded Software〔碩士論文，國立臺北科技大學〕。華藝線上圖書館。https://doi.org/10.6841/NTUT.2009.00330