保證快取同調的錯序執行方法用以快速並準確的模擬多核心系統晶片虛擬平台

Cache-Coherence-Ensured Techniques for Fast and Accurate Out-of-Order MPSoC Virtual Platform Simulation

林鑫成(Hsin-Cheng Lin)

指導教授 ： 黃鐘揚

國立臺灣大學/電機資訊學院/電機工程學研究所/碩士(2013年)

https://doi.org/10.6342/NTU.2013.02077

摘要

在積體電路設計流程的早期階段中，虛擬平台模擬是一個很常被使用的設計與驗證方法。但是隨著硬體的複雜度日趨增長，如何兼顧模擬效率和準度變成為了一個重要的課題。在這篇論文中，我們深入分析含快取同調的多核心系統晶片結構，並提出一個錯序執行的模擬方法來同時達成高模擬效率和時脈精準的模擬結果。這個方法包含了一個快取同調導向的同步管理機制以保證模組間溝通順序及內容的正確性，和一個由模擬蹤跡重組出系統時序的技術以重現模擬結果的時間準確度。從實驗結果中顯示，相較於傳統以時脈為單位正序執行的模擬方法，這個方法可以達到3倍以上的模擬速度，同時保證模擬結果可以達到時脈精準。

關鍵字

多核心系統晶片 ； 虛擬平台 ； 錯序模擬 ； 快取同調性 ； 同步機制 ； 蹤跡模擬時間重組

並列摘要

Virtual platform simulation is a widely adopted technique for early stages of hardware design and verifications. However, as the complexity of hardware system design grows, how to reserve both decent simulation efficiency and accuracy becomes an issue. In this thesis, we analyze the architecture of multi-processor system-on-chips (MPSoCs) with cache coherency, and propose an out-of-order simulation scheme to achieve both high performance and cycle-accurate results. The method includes a cache-coherency-oriented synchronization mechanism to ensure the correctness of inter-module communications, and a trace-driven timing reconstruction technique to restore timing accuracy. The experiment results show that the simulation speed outperforms the conventional in-order simulation scheme by more than 3 times, while the simulation results are shown to be cycle-accurate.

並列關鍵字

MPSoC ； virtual platform ； out-of-order simulation ； cache-coherency ； synchronization mechanism ； trace-driven timing reconstruction

參考文獻

[3] E. Viaud, F. Pecheux, A. Greiner, “An Efficient TLM/T Modeling and Simulation Environment Based on Conservative Parallel Discrete Event Principles,” in Proc. of Design Automation and Test in Europe (DATE), pp. 94-99, March 2006.

[5] Kuen-Huei Lin, Siao-Jie Cai, Chung-Yang (Ric) Huang, “Speeding Up SoC Virtual Platform Simulation by Data-Dependency-Aware Synchronization and Scheduling,” in Proc. of Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 143-148, Jan. 2010.

[6] Yu-Fu Yeh, Chung-Yang (Ric) Huang, Chi-An Wu, Hsin-Cheng Lin, “Speeding Up MPSoC Virtual Platform Simulation by Ultra Synchronization Checking Method,” in Proc. of Design, Automation & Test in Europe Conference (DATE), pp. 353-358, March 2011.

[7] J. J. Pieper et al., “High Level Cache Simulation for Heterogeneous Multiprocessors,” in Proc. of Design Automation Conference (DAC), pp. 287-292, June 2004.

[8] C.-Y. Fu, M.-H. Wu, and R.-S. Tsay, “A Shared-Variable-Based Synchronization Approach to Efficient Cache Coherence Simulation for Multi-Core Systems,” in Proc. of Design, Automation & Test in Europe Conference (DATE), pp. 347-352, March 2011.