互補式金氧半Ku頻帶頻率合成器之設計與實作

Design and implementation of CMOS Ku-band frequency synthesizers

彭昱勛(Yu-Hsun Peng)

指導教授 ： 呂良鴻

國立臺灣大學/電機資訊學院/電子工程學研究所/碩士(2006年)

https://doi.org/10.6342/NTU.2006.01988

摘要

近年來由於個人無線通訊系統的蓬勃發展以及無線通訊市場的快速成長，射頻前端接收發器的研究如雨後春筍般成長。其中以低功耗、低成本、高整合性電路為目前無線通訊科技的主流。CMOS 製程成為低價無線通訊系統的熱門製程。但是因為製程上先天的限制，對於高工作頻段(約10GHz以上)的頻率合成器設計仍是一個很值得去探討的課題。
在本論文中，將以實現Ku-band頻率合成器為主要研究專題。我們總共提出三各晶片，分別針對各種不同的電路限制來做改進並且提出相對應的解決方案。在第三章中，藉由提出一個改良式的Colpitts壓控振盪器，我們可以構成一個工作再Ku-band的頻率合成器。其工作頻率範圍從14.8GHz至16.9GHz，在輸出頻率為15GHz時，此頻率合成器的相位雜訊約為-104.5dBC/Hz@1-MHz offset。並且在2V的工作電壓下，電路總共消耗約70mW的功率。
為了克服電晶體先天上的速度瓶頸，在第四章中我們提出一個三模的相位切換式的前置除頻器，藉由此架構我們可以有效的增加前置除頻器的最高工作頻率，並且還可以同時達到較寬的鎖定範圍。並藉由一個15GHz的頻率合成器來驗證所提出的前置除頻器電路，其工作頻段從13.9GHz至15.6GHz，在14.4GHz的工作頻率下，其相位雜訊大小約為-103.8dBc/Hz@1-MHz offset。並且在1.8V的工作電壓下，電路總共約有70mW的功率消耗。
而最後我們提出一個工作在Ku-band的超寬頻的頻率合成器。同時使用切換電容和切換電感的技巧，我們得以實現一個工作頻率自12.5GHz至18.2GHz，並且擁有自動選頻機制的頻率合成器。

關鍵字

頻率合成器 ； 前置除頻器 ； Ku頻帶

並列摘要

The fast-growing market in personal wireless communications has motivated the development of fully integrated transceivers using a cost-efficient CMOS process. Frequency synthesizers are widely used to provide a stable, clean and programmable carrier frequency in modern communication systems. In order to satisfy the increasing demands and to avoid the over-crowded radio transmission, new wireless standards have been proposed at higher frequency bands. With the limitations on the cut-off frequency of the transistors, it is still a great design challenge to implement CMOS synthesizers operating at frequencies beyond 10 GHz.
In chapter 3 presents a fully integrated frequency synthesizer implemented in a 0.18-um foundry CMOS process. By employing a modified differential Colpitts VCO to improve the tuning range and the phase noise, the integer-N frequency synthesizer demonstrates an output frequency from 14.8 to 16.9 GHz, allowing wideband operations at Ku-band. Operated at an output frequency of 15 GHz, the proposed synthesizer exhibits a reference sideband power of -50 dBc and a phase noise of -104.5 dBc/Hz at 1-MHz offset. The fabricated circuit consumes a dc power of 70 mW from a 2-V supply voltage.
A triple-modulus phase-switching prescaler for high-speed operations is presented in chapter 4. By reversing the switching order between the eight 45°-spaced signals generated by the 8:1 frequency divider, the maximum operating frequency of the prescaler is effectively enhanced. With the triple-modulus switching scheme, a wide frequency covering range is achieved. The proposed prescaler is implemented in a 0.18-um CMOS process, demonstrating a maximum operating frequency of 16 GHz without additional peaking inductors for a compact chip size. Based on the high-speed prescaler, a fully integrated integer-N frequency synthesizer is realized. The synthesizer operates at an output frequency from 13.9 to 15.6 GHz, making it very attractive for wideband applications in Ku-band. At an output frequency of 14.4 GHz, the measured sideband power and phase noise at 1-MHz offset are -60 dBc and -103.8-dBc/Hz, respectively. The fabricated circuit occupies a chip area of 1 mm2 and consumes a dc power of 70 mW from a 1.8-V supply voltage.
A 12-18GHz frequency synthesizer with automatic frequency calibration is presented in chapter 5. By employing both of the switched-capacitor and switched-inductor methods, we can implement a wide-tuning range VCO. At the Ku-band, the proposed VCO achieve wideband operation which is about 36% of the tuning range.

並列關鍵字

syntheszier ； prescaler ； ku-band

參考文獻

D.-J. Yand and K. K. O, “A 14-GHz 256/257 dual-modulus prescaler with secondary feedback and its application to a monolithic CMOS 10.4-GHz phase-locked loop,” IEEE Transactions on Microwave Theory and Techniques, vol. 52, no. 2, pp. 461-468, Feb. 2004.

N. Pavlovic, J. Gosselin, K. Mistry and D. Leenaerts, “A 10GHz fre- quency synthesizer for 802.11a in 0.18-um CMOS,” in Proc. of the 30th European Solid-State Circuits Conference, pp. 367-370, Sep. 2004.

A. Ravi, G. Banerjee, R. E. Bishop, B. A. Bloechel, L. R. Carley, K. Soumyanath, “10GHz, 20mW, fast locking, adaptive gain PLLs with on-chip frequency calibration for agile frequency synthesis in a .18um digital CMOS process,” in Proc. 2003 Symposium on VLSI Circuits, pp. 181- 184, Jun. 2003.

A. Hajimiri, T. H. Lee, “A general theory of phase noise in electrical oscillators,” IEEE Journal of Solid-State Circuits, vol. 33, no. 2, pp. 179-194, Feb. 1998.

M.-D. Tsai, Y.-H. Cho and H. Wang, “A 5-GHz low phase noise differential Colpitts CMOS VCO,” IEEE Microwave and Wireless Components Letters, vol. 15, no. 5, pp. 327-329, May 2005.