- 學位論文
硬體實作取向正規類迴旋低密度奇偶校驗碼之基因搜尋演算法
Hardware-Aware GA-Based Regular Quasi-Cyclic LDPC Code Search Algorithm
若您是本文的作者，可授權文章由華藝線上圖書館中協助推廣。
並列摘要
Gallager’s Low-Density Parity-Check (LDPC) codes have recently received a lot of attention because of their excellent performance and low decoding complexity. Since that the hardware complexity is lower than that of Turbo codes, LDPC codes have been widely considered as next-generation error-correcting codes for many real-word applications. The quality of LDPC code is crucial in determining the coding gain and implementation complexity of LDPC hardware decoders. Regular quasi-cyclic LDPC codes are used due to its friendliness to hardware implementation. This thesis presented a genetic algorithm (GA) based regular quasi-cyclic LDPC code search algorithm with hardware and coding gain considerations. Hardware constraint, average girth and bit error rate simulation are used as criterions to select the best code candidates in GA algorithm. An efficient LDPC matrix representation is proposed for the GA algorithm. The results show that our algorithm can efficiently pick hardware implementation friendly LDPC codes with good coding gain performance.
參考文獻
[3] D.J.C. Mackay and R.M. Neal, “Near Shannon limit performance of low density parity check codes,” IEE Electronics Letters, vol. 33, no.6, pp. 457-458
[4] Wei, L., “Several Properties of Short LDPC Codes,” IEEE Transactions on Communications, vol. 52, no. 5, pp.721-727, May. 2004
[5] Lu, J; Moura, J.M.F., “Turbo design for LDPC codes with large girth,” Signal Processing Advances in Wireless Communications, 2003. SPAWC 2003. 4th IEEE Workshop on, pp.15-18, June. 2003
[7] Haotian Zhang; Moura, J.M.F., “The Design of Structured Regular LDPC Codes With Large Girth,”Global Telecommunications Conference, 2003. GLOBECOM '03. IEEE , vol. 7, pp. 4022 – 4027, no.1-5, Dec. 2003
[8] Campello, J.; Modha, D.S. “Extended Bit-Filling and LDPC Code Design,” IEEE Global Telecommunications Conference 2001 GLOBECOM '01, vol. 2, no. 25-29, pp. 985 – 989, Nov. 2001
延伸閱讀
- Li, M. R. (2018). 高硬體效能的階層式低密度奇偶檢查解碼器架構與演算法設計 [doctoral dissertation, National Tsing Hua University]. Airiti Library. https://www.airitilibrary.com/Article/Detail?DocID=U0016-1803201914470246
- Roland, S. (2016). 次世代定序資料分類之總體基因組學裝箱演算法研究 [master's thesis, National Taiwan University]. Airiti Library. https://doi.org/10.6342/NTU201610197
- 陳玉珍（2008）。應用基因演算法於叢集電腦機房強迫對流裝置佈局最佳近似解之研究〔碩士論文，國立中央大學〕。華藝線上圖書館。https://www.airitilibrary.com/Article/Detail?DocID=U0031-0207200917353037
- 邱奏翰（2013）。A Highly Parallel Design for Irregular LDPC Decoding on GPGPUs〔碩士論文，國立交通大學〕。華藝線上圖書館。https://doi.org/10.6842/NCTU.2013.00654
- 楊旭弘（2006）。On the Hybrid Decoding Method for LDPC Code by Using the Message Passing and the A* Algorithms〔碩士論文，國立中央大學〕。華藝線上圖書館。https://www.airitilibrary.com/Article/Detail?DocID=U0031-0207200917340807