基於選擇器擴充架構之低擷取功率X-filling方法

Low-Capture-Power X-filling Method Based on Architecture Using Selection Expansion

鍾昱廷(Yu-Ting Chung)

指導教授 ： 饒建奇

淡江大學/工學院/電機工程學系機器人工程碩士班/碩士(2018年)

https://doi.org/10.6846/TKU.2018.00240

摘要

在現今的SOC架構設計中，邏輯閘數目越來越多，伴隨著來的是大量的測試資料產生。如果要測試如此大的電路，由於測試通道容量的不足和自動測試機台(Automatic Test Equipment, ATE)的記憶體限制，且量大的時候將很耗時和耗電，因此測試資料的壓縮工作就變得更為重要。
我們利用MISR(多重輸入位移暫存器)的相關特性，可使用一個自動測試機台的資料跑很多次，在架構中我們使用數個正反器組成選擇器來擴散傳遞多重輸入位移暫存器的資料，每個多重輸入位移暫存器的正反器連接著兩個選擇器的多工器，選擇器則連接著多重輸入位移暫存器。利用正反器儲存位元組在裡面，若要改變測試資料，只要改變正反器的位元組即個。正反器中的位元組並不會很頻繁的改變，所以我們就可以降低功率消耗。
在我們的架構中我們已經解決了部分的位移功率，在此之上我們使用一個低擷取功率的X-filling 方法來降低正反器位移次數。跟一般的隨機X-filling方法比較，我們可以得到一樣的錯誤涵蓋率但是更少的平均和最大轉換次數。

關鍵字

低功率消耗 ； X-filling ； 多重輸入位移暫存器 ； 測試資料壓縮

並列摘要

In the system-on-chip (SOC) design, there are a huge volume of test data. The arrival of test data compression is because of lacking in channel capacity and the restricted memory of Automatic Test Equipment (ATE). Therefore, the technique of test data compression is very important to save time and memory.
Because of MISR’s characteristic, we can use one ATE data to run many times. In this paper, we use selection with Flip-Flops to spread MISR data. Each Flip-Flop of MISR is connecting with 2 MUXs of selection. In addition, selection connected with MISR. To use Flip-Flops so we can restore bits in it, just changing Flip-Flops bits when data changing. It is not frequently changing of the bits of Flip-Flops, so we can decrease power consumption.
In our architecture, we already saved sift power. In this paper, we will approach a Low-Capture-Power X-Filling Method to decrease shift times of Flip-Flops. Compare to Random X-filling Method, the Fault Coverage will be the same but less average and maximum shift times.

並列關鍵字

Low-Power ； X-filling ； MISR ； Compression data

參考文獻

[1] M. Abramovici, M. Breuer, and A. Friedman, Digital Systems Testing and Testable Design, Computer Science Press, 1990.

[2] Y. Zorian, "A Distributed BIST Control Scheme for Complex VLSI Devices," Proceedings of the VLSI Test Symposium, pp. 4-9, 1993.

[3] T. Yoshida and M. Watari, "A New Approach for Low Power Scan Testing," Proceedings of the Intl. Test Conference, pp. 480-487, 2003.

[4] A. Chandra, K. Chakrabarty, "Low-power scan testing and test data compression for system-on a-chip", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 21, no. 5, pp. 597-604, 2002.

[5] K. Chen, J. Rau, "An Efficient Test Data Compression Scheme Using Selection Expansion", Test Conference (ITC), 2012 IEEE International, Poster 29, 2012.