透過您的圖書館登入
IP:3.16.69.1
  • 學位論文

應用均流變壓器於全數位化之非隔離型多組輸入燒機測試平台

Applying Current-Sharing Transformer to Fully-Digitalized Non-Isolated Multi-Input Burn-In Test Plant

指導教授 : 胡國英
若您是本文的作者,可授權文章由華藝線上圖書館中協助推廣。

摘要


本論文係結合均流變壓器來建構一多組輸入之非隔離型燒機測試平台,以回收部分燒機時所消耗的能量。該架構具有四組輸入端,可讓四組降壓式非隔離型轉換器同時進行燒機測試,以縮短燒機測試的時間,提高產線運作效率。藉由均流變壓器可使得電流平均分布於各通道間,不須額外加入主動控制即可達成均流之目的。除此之外,本論文將分析兩通道之電路動作行為及輸入電壓差異、電感值差異時的電路現象,並以模擬與實作來驗證兩通道與四通道之可行性與有效性。順便一提的是,本論文採用現場可規劃邏輯閘陣列(Field Programmable Gate Array, FPGA)為系統之控制核心,並透過超高速硬體描述語言(Very High Speed Integrated Circuit Hardware Description Language, VHDL)來撰寫程式,以實現全數位化控制。

並列摘要


In this thesis, the current-sharing transformer is used to mainly construct the multiple-input non-isolated burn-in test plant. This plant has four input terminals, i.e. four channels, so as to recycle part of the energy required by the burn-in testing of four buck-type DC-DC converters simultaneously. By doing so, the time required is shortened, and hence the performance of the production line would be enhanced. Above all, using the current-sharing transformer makes the currents in all channels as equal as possible, thereby implying that there is no active current-sharing control to be required. Furthermore, the behavior of the two-channel circuit considering variations in input voltage and variations in inductance is to be analyzed, and sequentially some simulated and experimental results are provided to verify the feasibility and effectiveness of the two and four channels. By the way, the field programmable gate array (FPGA), together with the very high speed integrated circuit hardware description language (VHDL), is used as a system control kernel, so as to realize fully-digitalized control.

參考文獻


[64] 賈證主,VHDL數位系統設計與應用,台北:台科大圖書股份有限公司,2004。
[2] Takao Kawabata, Nobuo Sashida, Yushin Yamamoto, Kouji Ogasawara and Yuko Yamasaki, “Parallel processing inverter system,” IEEE Transactions on Power Electronics, vol. 6, no. 3, pp. 442-450, 1991.
[3] Jiann-Fuh Chen, Ching-Lung Chu, Tsu-Hua Ai and Ching-Lien Huang, “The burn-in test of three-phase UPS by energy feedback method,” IEEE PESC’93, pp. 766-771, 1993.
[4] Suresh Gupta, Vidya Rangaswamy and Richard Ruth, “Load bank elimination for UPS testing,” IEEE IAS’90, vol. 2, pp. 1040-1043, 1990.
[5] Carlos Augusto Ayres and Ivo Barbi, “A family of converters for power recycling during UPS's burn-in test,” IEEE PESC’95, vol. 1, pp. 486-492, 1995.

延伸閱讀